# Cadence Allegro and OrCAD (Including EDM): What's New in Release 17.2-2016

This document describes the new features and enhancements in Cadence® Allegro® and OrCAD® (Including EDM<sup>1</sup>) products in release 17.2-2016 (also referred to as 17.2 in this document).

- <u>Release-Level Changes</u> on page 12
- Cadence Allegro and OrCAD (Including ADW) Installer for Windows on page 16
- <u>Allegro PCB Editor</u> on page 23
- <u>Cadence SiP Layout and Allegro Package Designer (APD)</u> on page 141
- <u>Allegro Sigrity PI and SI</u> on page 158
- <u>Allegro Design Entry HDL</u> on page 171
- <u>Allegro FPGA System Planner</u> on page 175
- <u>Allegro EDM</u> on page 177
- <u>Allegro Constraint Manager</u> on page 181
- <u>Virtuoso SiP Architect</u> on page 195
- OrCAD Capture on page 198
- OrCAD Capture CIS on page 221
- <u>Cadence PSpice</u> on page 222

<sup>1.</sup> Previously known as ADW.

## **Release-Level Changes**

This section describes the enhancements and new features in Cadence® Allegro® and OrCAD® release 17.2-2016.

- <u>Product Rebranding</u> on page 13
- Installation Directory Structure Changes on page 15
- <u>Support Only for 64-Bit Windows Operating Systems</u> on page 15

## **Product Rebranding**

The ADW product line, individual ADW products, and product family names have been rebranded in release 17.2-2016. The Allegro Design Workbench (ADW) is now referred to as Allegro Engineering Data Management (EDM).

The following table lists the new terminology:

Original Term and Usage	New Terms
Allegro Design Workbench (when referring to the ADW product family)	Allegro EDM
ADW (when referring to the ADW product family)	Allegro EDM
Allegro Design Workbench (when referring to the PCB Design Workbench)	Allegro Data Manager
ADW (when referring to the PCB Design Workbench)	Allegro Data Manager
Allegro PCB Design Workbench	Allegro Data Manager
Allegro PCB Library Workbench	Allegro Library Manager
Component Browser	Part Information Manager
ECAD Collaboration Workbench	Allegro Pulse
Team Design Authoring, TDA, TDO	Allegro Design Management

#### **Changes to Documentation Titles**

The following table lists the changes to documentation titles:

Previous Title	New Title
ADW Administrator Reference Guide	Allegro® EDM Administrator Reference Guide
ADW Object Import User Guide	Allegro® EDM Object Import User Guide
Allegro® Design Workbench Solution Overview	Allegro® EDM Solution Overview
Allegro® Design Workbench Design Migration Guide	Allegro® EDM Migration Guide

Previous Title	New Title
Allegro® Design Workbench Configuration Guide	Allegro® EDM Configuration Guide
Allegro® Design Workbench Flow Manager User Guide	Allegro® EDM Flow Manager User Guide
Allegro® Design Workbench Database Administrator User Guide	Allegro® EDM Database Administrator User Guide
Allegro® Design Workbench Database Editor User Guide	Allegro® EDM Database Editor User Guide
Allegro® Design Workbench Library Distribution User Guide	Allegro® EDM Library Distribution User Guide
Allegro® Design Workbench Library Import Guide	Allegro® EDM Library Import User Guide
Allegro® Design Workbench Data Exchange Reference Guide	Allegro® EDM Data Exchange Reference Guide
Allegro® Design Workbench Library Flow User Guide	Allegro® EDM Library Flow User Guide
Allegro® Design Workbench: What's New in Release	Allegro® EDM: What's New in Release
Component Browser User Guide	Part Information Manager User Guide
Allegro® Design Workbench Version Management Utilities Guide	Allegro® EDM Version Management Utilities User Guide
Allegro® Design Authoring Team Design Option User Guide	Allegro® Design Management User Guide

## **Installation Directory Structure Changes**

With 17.2-2016, the Cadence Allegro and OrCAD (Including EDM) hierarchy has been modified. All the user-accessible programs are now consolidated in the <installation\_directory>/tools/bin folder. Sub-binary directories, such as pcb/ bin and fet/bin no longer appear in the PATH environment variable, as they do not contain any user-accessible programs. It is no longer required to set the environment PATH variable to run 17.2-2016 programs.

The 17.2-2016 version of Cadence SPB Switch Release is updated to understand the Cadence hierarchy differences between releases. The Windows file associations path differences are automatically updated between releases.

If you run batch programs from the command prompt (cmd.exe) or batch files, a new batch file, allegro\_cmd.bat, is provided in the <installation\_directory>\tools\bin folder. Modify your batch file to include <installation\_directory>\tools\bin\allegro\_cmd.bat. If you run installed

products from the command prompt, add <installation\_directory >\tools\bin to the *PATH* variable.

In 17.2-2016, only documents for the selected products are installed. This is different from previous releases that installed all or no documents.

The latest version of the online help tool, Cadence Help, creates a table of content on the fly and then updates the search index to enable searching content across installed documents. The installer provides a new option to generate search index at the end of installing the products. If you are installing a server, generate the documentation index by selecting the option so that users accessing the server can view and search documents.

## Support Only for 64-Bit Windows Operating Systems

The 17.2-2016 products are supported only on the following 64-bit versions of Windows operating systems:

- D Microsoft® Windows® 7 (Enterprise, Ultimate, Professional, or Home Premium)
- □ Microsoft® Windows® 8 (All service packs, such as Windows 8.1)
- □ Microsoft® Windows® 10
- □ Microsoft® Windows® 2008 Server R2
- □ Microsoft® Windows® 2012 Server

# Cadence Allegro and OrCAD (Including ADW) Installer for Windows

This section describes the enhancements and new features in the Cadence® Allegro® and OrCAD® (Including ADW) Windows Installer for Release 17.2-2016.

- <u>New License Manager</u> on page 17
- <u>Cadence Download Manager</u> on page 18
- Installing Without Administrative Privileges on page 19
- <u>Changes in Start Menu</u> on page 20
- <u>Diagnosing Installation Issues</u> on page 21
- <u>Repair Installation to Add Missing Files</u> on page 22
- Silent Installation Without Any Graphical Interface on page 22
- <u>Control File in Silent Installation</u> on page 22
- Incrementally Adding Products After Installing a HotFix on page 22
- <u>Performance Improvement in HotFix Backup Feature</u> on page 22

### **New License Manager**

You must remove any earlier version and upgrade the License Manager to the Cadence License Manager 12.05 (FlexNet® LMTOOLS 13.0.3) version shipped with Cadence Allegro and OrCAD (Including EDM) Installer 17.2-2016 for the installed products to work. License Manager shipped with earlier releases will not work for the 17.2-2016 products.

To use Cadence products, setup licensing locally or over a network.

### Important

Remove or uninstall any earlier version of License Manager before installing Cadence License Manager 12.05.

1. Install the latest license manager shipped with the installer.

To check the LMTOOLS version installed in your system, start LMTOOLS (choose *Cadence — License Manager — LmTools* from the Start menu) and then choose *Help — About*.

- 2. Replace the license file in the License Server
- 3. In the system where products are installed, configure the license server

Note: For more information, refer to the section on Licensing in this manual.

## **Cadence Download Manager**

Use the new Cadence® Download Manager to download and install available Cadence Allegro and OrCAD (Including EDM) product releases and updates. The easy to use manager lets you quickly view, install, and update products from a single window without opening any external browser.

Use the Updates tab of the Preferences dialog box of Cadence Download Manager to schedule automatic updates. Specify the update mode, select packages, and set the schedule by specifying start time, frequency (in terms of weekly recurrence), and the days of the week.

The Download Manager can also be used to manage a local cache to store releases and updates for distribution across an enterprise, streamlining the deployment process.

The user friendly interface lets you keep a tab on all Cadence Allegro and OrCAD (Including EDM) downloads and installations by displaying the current status of downloads and installations. You can also pause a download and then resume it at a later time, ensuring that the download starts from where it was stopped.

## **Installing Without Administrative Privileges**

You can now perform installation without administrative privileges (standard-user) using the *Only for me* option. If you do not have administrative privileges and need to install hotfixes, ensure that you install products as a standard user.

For base releases, install the products as a standard user and then configure the installation by running the InstallConfig utility using administrative privileges. This utility is present in the <installation\_location>\tools\InstallUtils folder. The configuration is required only one time.

Note: The AdminActions.bat file located at <installation\_location>\tools\InstallUtils can be used to configure the installation in the silent or unattended mode.

Note that the installation process will remain same for the standard-user mode except that a standard user cannot perform *all user* installation.

## **Changes in Start Menu**

In 17.2-2016, you can quickly access the installed release from *Cadence Release 17.2-2016* of the Start menu. The installed products are organized under different categories for easier identification and access.

Cadence Switch Release and Download Manager are listed under *Start – Cadence*.



## **Diagnosing Installation Issues**

#### Run the Allegro® Install Diagnose utility

(<installation\_location>\tools\InstallUtils\InstallDiagnose) to recognize, list, and repair issues with licensing and installation. The tool identifies and lists issues related to environment variables and runtime environments, redistributable packages, and other software packages depending on the tools installed. The tool also validates license server and client.

## **Repair Installation to Add Missing Files**

Now, you can run the installer in repair mode to add any files or folders missing from the installed hierarchy.

## Silent Installation Without Any Graphical Interface

The silent or unattended installation mode, that runs in the background without user intervention, now does not show any graphical interface.

## **Control File in Silent Installation**

Now, you can specify a control file in the silent or unattended installation mode to select products for installation.

## Incrementally Adding Products After Installing a HotFix

You can now incrementally add new products to an installation even after it has been updated with a HotFix. To add products after installing a HotFix, simply run the base release installer and select the new features to be added.

**Note:** This will roll back the installation to the base release version. Install the latest HotFix after adding new products.

## **Performance Improvement in HotFix Backup Feature**

In 17.2-2016, there is a significant improvement in the performance of the feature to backup the files updated in HotFix installations.

## **Allegro PCB Editor**

This document describes new features in the 17.2-2016 release of Allegro PCB Editor. Significant enhancements have been made in the following areas:

- Padstack Overhaul
- Layer support for Dynamic Shape Properties
- Cross Section Overhaul
- Rigid-Flex Physical Zone Management
- Enhanced Contour Routing
- Crosshatch Shape Update
- Dynamic Shape Update
- Inter Layer Checks for Rigid-Flex Design
- Manufacturing Prep Rigid-Flex Design
- <u>Embedded Component Design Updates</u>
- Backdrill Overhaul
- Shape Edit Application Mode
- Color Dialog Enhancements
- Canvas Enhancements
- High Speed Interconnect Enhancements
- Tabbed Routing
- Via Structures
- Acute Angle Detection
- Drill Hole DRC
- IDX Enhanced Features
- Database and Misc Enhancements

- Productivity Enhancements
- RF PCB Enhancements

## Padstack Overhaul

In release17.2-2016, a new Padstack Editor has been introduced to ease padstack creation through a new modern user interface. As part of this major effort, new geometries have been introduced to help minimize dependency on shape-based pads. Counter-bore/counter-sink definitions are now supported along with the ability to define both, the finished drill size, and actual drill tool. Keepouts are associated with the padstack with provision to extend beyond the begin/end layers of the pad.

#### New Padstack Designer User Interface

Allegro Padstack Editor has been completely redesigned for 17.2-2016. The new user interface includes tabs for specific pad stack features. These tabs are structured left to right to promote a flow that guides the typical padstack creation process. These tabs are also smart-enabled based upon the padstack type to be created. For example, when a SMD Pin is selected as the padstack use type, the Secondary Drill Tab is disabled. When a Fiducial is selected, all drill tabs are disabled.



#### Padstack Usage Types

New attributes are assigned to padstacks based on the intended usage type. You can begin creation of a padstack by selecting the intended use type from the Pad Designer user interface, or from a File - New menu.

View Help															
6															
Fedstack View	• × -	Start	onl	Secondary Dri	I onla	mbol Dri	l Offeet 👘 0	leagu Layena	Mask Layers	Options	Sumary				
		Sele	ect pad	stack usag	je:										
			Ī	_	L	ł	1		-		-	•	/	_	
		т	hru Pin	SMD Pin	Via	BBVia	Microvia	Slot	Mechanical Liole	Tooling Hole	Mounting Hole	Fiducial	Bond Finger	Die Pad	
								Select an ite change the t	m in this list to ype of padstact	define or k to be crea	ited.				

The padstack types include:

- Thru Pin
- SMD Pin
- ∎ Via
- BBVia
- Microvia
- Slot
- Mechanical Hole
- Tooling Hole
- Mounting Hole
- Fiducial
- Bond Finger
- Die Pad

The usage type attribute is used internally within Allegro and is also passed as labels to export formats such as IPC-2581. Padstack usage type does not restrict a pad from being used for another purpose.

#### **New Pad Geometries**

Four new standard pad geometries have been introduced in the Allegro PCB Editor 17.2 release. These standard pad geometries are driven by user request and are supported by the IPC-2581 pad figure standards.

#### **Rounded Rectangle**

The rounded rectangle requires a width and height similar to the rectangle pad geometry, with the addition of a corner radius that may be assigned for 1, 2, 3, or 4 corners. Only a single radius value can be defined, and at least one corner must have a radius for each rounded rectangle pad definition. Varying the radius and corner selection can result in a wide variety of geometric figures such as the samples shown in the following image.



#### Chamfered Rectangle

The chamfered rectangle requires a width and height similar to rectangle pad geometry, with the addition of a chamfered corner value that may be assigned for 1, 2 3, or 4 corners. Only a single chamfered value can be defined, and at least one chamfered corner must be defined for each chamfered rectangle pad definition. Varying the chamfered value and corner selection can result in a wide variety of geometric figures as shown in the next figure.



#### Donut

The donut pad geometry is defined with an inner and outer diameter value. This pad geometry is intended for use in Fiducials and mounting holes where contact with a chassis ground may be required. This pad geometry uses a different connectivity model (touch vs.

connect point) from all other pad geometries. In order to use the touch model in the design level, the snap to connect point must be disabled.



#### n-sided Polygon

The n-sided polygon pad geometry is intended for use in Advance Packaging and related to vectoring of pad figures when exporting artwork data for manufacturing (stream data). The diameter (across points of the geometry) and the number of sides can be specified. The number of sides must be an even number with a minimum value of 6, but should not be greater than 64.



**Note:** There is a distinct difference between the Octagon pad figure and the n-sided (8) figure in the way the dimension size is calculated. The Octagon figure is measured across the flat surfaces of the geometry, whereas the n-sided figure is measured across the corners.

#### **New Drill Features**

The Allegro PCB Editor 17.2 release has added several drill features into the padstack definition.

#### Hole Type

A new "Square hole" type is now supported, which is typically used for punch or microvia applications.



#### Drill tool size

This new field defines the actual drill size or tool identification to be used to drill the hole before plating. The drill size is often specified by press fit pin component manufacturers to ensure proper press fit pin to hole size. The field is a free-text field. The data entered into this field is only passed on to the drill legend, not the drill output formats such as *Excellon*. Values defined in this field are not altered by change in design units.

Drill tool size:	36.5 mils
Drill tool size:	22 Ga

#### Finished diameter/Finished Size

The drill size definition used in the padstack definition in prior releases has been renamed to finished diameter for a circle drill, and finished size for a square drill. 16.x drill data has been migrated to the finished diameter field.

Start	Drill	Secondary Drill	Drill Symbol	Drill Offset	Design Layers	Mask Layers	Options	Summary	
Drill h	nole								
Hole t	ype:					Circle -			
Finishe	ed dia	ameter: 🧲				40.00			
	erance	<b>.</b> .				5.00			
- 1010	crance					5.00			
- Ioler	rance	:				3.00			
Drill to	ool siz	ze:				46			
Non-st	tanda	ard drill:						•	
Finishe + Tole - Toler Drill to Non-si	ed dia erance rance: ool siz	ameter: <				40.00 5.00 3.00 46			

#### Slot tolerance

Slot tolerances are divided into two sets of values, X tolerance and Y tolerance. These tolerance pairs function independently of each other and are populated in the Drill Legend when used.

Start	Drill	Secondary Drill	Drill Symbol	Drill Offset	Design Layers	Mask Layers	Options	Summary
Slot								
Slot	type:				Oval slot	•		
X si	e:				40.00			
Y si	e:				100.00			
			,	( tolovonov				
			<b>[</b> *					
				+ : 5.00				
			•	-: 3.00				

#### Secondary Drill

Two secondary drill options have been added to the padstack definition–Counter sink and Counter bore. Counter bore requires a counter bore diameter and depth, with optional counter bore plus and minus tolerance. Countersink requires a countersink diameter and countersink angle, with optional plus and minus tolerance.

Counter bore 💌			Counter sink 💌		
Diameter:	0.1150		Diameter:	0.1150	
+ Tolerance:	0.0020	← Dia → ↓ Depth	+ Tolerance:	0.0020	
- Tolerance:	0.0010		- Tolerance:	0.0010	
Depth:	0.0250		Angle:	90	

#### Multi-shape mask pad geometries

Multiple shapes can now be used for mask Layer definitions. The multi-shape mask scheme must be created as a flash symbols (.fsm file) and assigned in the mask pad layer definition. Window pane mask schemes are one example that can benefit from this enhancement.



#### **User Mask Layers Increased to 32**

The pad definition now supports a maximum of 32 user-defined mask layers; formerly, 16 were supported in version 16.6x. There is now UI support for adding the root name of the mask layer and options for the top and bottom layers.

Layer Name	Pad			
SOLDERMASK_TOP	Rounded Rectangle 10.00x18.00			
SOLDERMASK_BOTTO	M None	Add Mask Laver		
PASTEMASK_TOP	None			
PASTEMASK_BOTTOM	None	Add custom mask layer type:		
FILMMASK_TOP	None	gold		
FILMMASK_BOTTOM	None	Add custom mask layer top		
GOLD TOP	Rounded Rectangle 10.00x18.00	Add custom mask layer botto		

#### Keepout Features

The 17.2 padstack provides support for route keepout geometry as part of its definition. These keepout objects can be controlled on each layer of the pad structure or on adjacent layers that can extend beyond the begin/end layers. When considering an adjacent layer keepout strategy, first define the geometry in the pad definition or instance then apply properties to pins or vias at the board level. The new properties are:

- Adjacent\_layer\_void\_above
- Adjacent\_layer\_void\_below

Usage examples range from SI to Manufacturing including voids under SMD pads to control Impedance and voids associated with Buried/Blind Vias. The maximum property value is 8 (layers) and are applied to consecutive layers. All pad figures, with the exception of Donut Pad may be used to define the keepout figure.

For same layer route keepouts, typically used in mounting holes or laser drilled skip vias, it is required that regular pad be defined for that layer. If no regular pad exists for a pad layer defined with the same layer route keepout, the route keepout will not be applied.

Layer Name	Regular Pad	Thermal Pad	Anti Pad	Keep Out
BEGIN LAYER	Circle 0.6250	None	None	None
DEFAULT INTERNAL	Circle 0.0500	None	None	Circle 0.6500
END LAYER	Circle 0.6250	None	None	None
ADJACENT LAYER	-	-	-	None

#### **Padstack Options**

Two padstack options exist in the 17.2 Pad Designer tool.

- Suppress unconnected internal pad (required for legacy artwork) This option maintains support for removing unused internal padstacks supported in prior releases.
- Lock Layer Span This option prevents the layer expansion for bbvias when a new signal/ plane layer is inserted. For example, a bbvia exists in a design that starts at layer\_4 and ends on layer\_5. A new layer (Layer\_4A) is inserted between layer\_4 and layer\_5. The existing via still starts on layer\_4, but now ends on the newly inserted Layer\_4A.



#### **Summary Report**

The summary tab displays the values, definitions, and options for the current padstack. This summary can be saved to a file in HTML format, or can be printed.

Start	Drill	Secondary Dril	l Í Dr	ill Symbo	l Drill	Offset	Design Layers	Mask Layers	Options	Summary	
							pfc062d0	40p-a			
date	/time: 2015/	01/21 15:52:1	2					•			
	/une: 2013/	01/21 15.52.1.	, 								
units decir	: Through Pi :: mils mal places: 2	n									
Hole	data										
	geometr size: 40. offset: ( tolerance plating: F tool: 45.	y: Circle 00 0.00, 0.00) 2: positive=3.0 Plated 3 mils	0 negat	ive=3.00	D						
Drill :	symbol data										
	geometr width: 40 height: 4 characte	y: Diamond 0.00 40.00 rs: PF									
Desid	gn layer pad	<u>s</u>									
	Layer: Bl	EGIN LAYER	Width	Height	Y offset	Voffset	1				
	Regular	Round	62.00	62.00	0.00	0.00					
	Thermal	None									
	Anti	None									
	Keep Ou	ut None									
							Save	Print			

## Layer support for Dynamic Shape Properties

The thermal and clearance properties associated with Dynamic Shapes can now be applied on a per-layer basis. These properties offer customization controls in the form of thermal spoke width and quantity, connection type and clearance size. Similar to the use model for creating Constraint Regions, you have the option of applying properties hierarchically; this includes Outer Layers, Inner Plane, and Inner Signal as well as individual layers.

Subclass	Value	
Cdn_All		- A
Cdn_Outer	Orthogonal	- =
Cdn_Inner_Plane		_
Cdn_Inner_Signal	None	-
Тор		-
Pwr_2		-
Sig_3H		-
Sig_4V		-
Gnd_5		-
Sig_6H		-
Sig_7V		-
Gnd_8		-
Pwr_9		-
Pwr_10		-
Gnd_11		-
Sig_12H		<b>-</b>
OK Ca	ncel Help	

The suite of properties supporting array entry includes:

- Dyn\_clearance\_oversize\_array
- Dyn\_clearance\_type
- Dyn\_fixed\_therm\_width\_array
- Dyn\_max\_thermal\_conns
- Dyn\_min\_thermal\_conns
- Dyn\_oversize\_therm\_width\_array

- Dyn\_thermal\_best\_fit
- Dyn\_thermal\_con\_type

**Note:** Three of the properties support elements other than Pins or Vias. The array extension has been added to those properties with this conflict. For example, apply Dyn\_clearance\_type to a cline; apply Dyn\_clearance\_oversize\_array to a Pin.

## **Cross Section Overhaul**

The Cross Section Editor has been redesigned leveraging the underlying spreadsheet technology found in Constraint Manager. It offers one-stop shopping for features that require the cross section for their setup; dynamic unused pad suppression and embedded component design for example. A graphical image of the stackup construct is available in a dock-able window. The stackup image includes functionality to reverse drill direction. Grid editing enhancements include functions to add layer pairs or a user-defined number of layers. Miscellaneous enhancements include the increase of material character length from 19 to 250, positive/negative tolerance support for each layer, via label customization, controls to prevent editing of layers or values and support of unnamed Dielectric layers above top/below bottom.

The default view combines the spreadsheet grid with the stackup viewer. The drill display within the viewer is based on actual padstack usage in the database. Vias in Physical CSets that are unused do not contribute to the display.

🗯 Cro	is sec	tion editor														Ī	u 🗉 💌
Export	Im	port View Filters He	elp														
		Oliver	Types ex		Itic	kness 🕫				N	Unused Pad	is Suppression					
1	1	coleco	Manufacture	Constraint	Value	(+)1 ol.	(-)1 ol.	Layer ID	Material	Arbenek	Pins	Vins			TOT Conductor	-	
2	. *	Name	-		loublemikk a	n halwiin i	camit h	ace tower	dolumna j	-		· · · · ·			Ticlomete		
4														1.	Tistemate		
5	1	TOP			1.2	0	0	1	COPPER	F				- 1	ODI Conference		
6					8	0	0		FR4	- 2					Justeslass		
7	2	IN2			1.2	0	0	2	COPPER	F	. D.	- F		1.	designation		
8					8	0	0		FR 4					1.4	Will Constant on		
9	3	GND1			1.2		•	3	COPPER	F	E.	- F -			Justeslass		
10					8	-	•		CORDER	1				•	Life Conductors		
12		1011			8			1	ED 4					1	LET Conductor		
13	5	GND2			12		0	5	COPPER	-	-	-			Tistemate		
14					8	0	0		FR4	-				1	NUTUR Conference		
15	6	IN6			1.2	0	0	6	COPPER	E.	. P.				Autor		
16					8	0	0		FR4								
17	7	197			1.2	0	0	1	COPPER	. F	P						
18					8	-	•		FR4								
19	×	воттом			1.2	0	•	8	COPPER		-						
	Phy	sical (AL /					¢										
10		Propertie II rates	Sensi Univer D	ex Siggressie	Petra-Idd regi	18											
Tir. I		and the set	0.00														
Luken		"															
	dic																
1	-	0															
L															ск Сэте	Apply	l do l
													_				

#### Physical/All Tabs

Select *Physical* for a reduced view of the cross section spreadsheet. Supported columns are those typically used for physical design that include Objects, Layer Types, Thickness and Tolerances, Physical, Layer ID, Material name, Negative Artwork and Unused Pad Suppression.

Select *All* to include all those listed for Physical in addition to Signal Integrity and Embedded Component Design.

#### **Functional Tabs**

There are five functional tabs located at the bottom of the spreadsheet.

- Info: displays total thickness and number of layers (Etch + Plane)
- Lock: prevents editing within the spreadsheet in terms of adding layers or changing values

■ *Embedded Layers Setup*: setup form for Embedded Component Design. Formerly located in *Setup – Embedded Component Setup*.

**Note:** This tab is available only with the *Miniaturization* product option.

- Unused Pads Suppression: setup form for Unused Pad Suppression. Formerly located in Setup Unused Pads Suppression.
- *Refresh Materials:* use to refresh parameters from the materials.dat file.

	Physica	ī λ <b>aii</b> /		•	111
Info	Lock	Embedded Layers Setup	Unused Pads Suppression	Refresh Materials	
Total th	ickness:	65.6 mil			
Layers:		8			
Etc	h:	8			
Pla	ne:	0			

#### General Enhancements to Cross Section Editor

#### Layer Types

- Manufacture: Assign hierarchical names to signal and plane layers. For example, INNER\_SIGNAL, PLANE. This information is supported in the IPC2581 data schema.
- Constraint: Assign hierarchical names to signal and plane layers similar to the Manufacture column. However, their names are integrated into Spacing CSet structures and provide the opportunity to manage CSets hierarchically.

#### Tolerances

Positive and negative tolerance fields are now supported. The Materials Editor has also been updated to align with this change to the Cross Section Editor.

#### Materials

The character limit has been increased from 19 to 250.

#### Layer ID

Use to customize buried and blind via labels. Up to 3 alpha-numeric characters are supported.



#### Support for Layers above top/below bottom

This is limited to unnamed dielectric layers.

#### **Reverse Drill Direction**

Hover over a drill bitmap to reverse the direction of Buried/Blind/Microvias. The reversal only impacts the ordering of layers used in the NC Drill Legend Chart.



#### **Multi-Cross Section Support for Rigid-Flex Design**

Note: Requires Allegro PCB Designer and OrCAD Professional licenses.

The Cross Section Editor has been enhanced to support multiple stackups, each capable of supporting conductor and non-conductor layers such as Soldermask and Coverlay. The Cross Section Editor provides total thicknesses for each stackup in terms of accumulated conductor layers as well as an option with mask layer thicknesses included.

When launched for the first time, the editor appears with only one tab, Primary, and the default stackup is shown in the Primary tab.

\$	ross Section Editor			
Exp	ort Import Edit View	Filters		
Р				
	Objects		Types >>	
	00,000	Laver	Laver Function	Val
#	Name	Layer	Eager Function	m
*	*	*	*	*
	Í	Surface		

#### Enabling Multiple Stackups

To add multiple stackups, enable the multi-stackup mode by choosing *View – Multi-Stackup mode*.

🍰 Cro	ss Section Editor				
Export	Import Edit	View	Filters		
PRI			Multi-Stackup mode		
	Objects		Show All Columns		Valu
#	Name		Show Float Cross Sectio	n Chart	mil
* '	•		Show Docked Cross Sec	tion Chart	
1	ТОР		Show Drill Chart		2

Note the following in the Multi-Stackup mode:

- All stackups tab Location of all conductor and non-conductor layers comprising the portfolio of stackups
- Primary tab The default stackup that contains all conductor layers, such as conductor and planes. It is used for non-zone applications and is also used to represent the area outside the design outline for place/quickplace applications to run.
- Controls to add new stackup There are two methods to add a new stackup:
  - □ Click + on top banner

Click Add Stackup cell to the right of Primary

All layers	of Stac	kup Added here Multi	Stackup Mode	Add new	stackup controls	S	
		/	1				
	🤹 Ci	ross Section Editor (Multi St	ackups mode)				
	Expo	rt Import Edit View	Filtera				
	A	I stackups Primary +					*
		Objects	Types	Thickness			
					Matarial	Drimanu	A dd Cés a law a
		1	Layer		Material	Primary	Add Stackup
	#	Name	Layer	mil	Materiai	Primary	Add Stackup
	#	Name *	Layer	mil *	*	*	*
	*	Name *	Layer * Surface	mil *	*	*	*
	# * 1	Name * TOP	Layer * Surface Conductor	mil * 2.1	* Copper	*	*
	# * 1	Name * TOP	Layer  * Surface Conductor Dielectric	2.1 8	* Copper Fr-4	*	*
	# * 1 2	Name * TOP LAYER_2_P	Layer  * Surface Conductor Dielectric Plane	mil * 2.1 8 1.2	* Copper Fr-4 Copper	*	*
	# * 1 2	Name * TOP LAYER_2_P	Layer * Surface Conductor Dielectric Plane Dielectric	mil * 2.1 8 1.2 8	* Copper Fr-4 Copper Fr-4	*	*

#### Adding a New Stackup

The initial stackup name is seeded to "STACKUP1" but it can be renamed within the "Create Stackup" UI or within the stackup grid.

роі	rt Import Edit V	iew Filters					
All	stackups Primary	Stackup1 +					
	Objects	Types	Thickness				
		Layer		Material	Primary	Stackup1	Add Stackup
#	Name	,	mil				
	*	×	×	×	*	×	*
		Surface					
1	TOP	Conductor	1.2	Copper	<b>V</b>		
		Dielectric	8	Fr-4			
2	INT_1	Conductor	1.2	Copper			
		Dielectric	5	Polyimide Ri			
3	FLEX_1	Conductor	1.2	Copper	Image: A start and a start		
		Dielectric	3	Polyimide Film			
4	FLEX 2	Conductor	1.2	Copper		<b></b>	
		Dielectric	5	Polyimide Ri			
5	INT 4	Conductor	1.2	Copper			
	_	Dielectric	8	Fr-4			
6	воттом	Conductor	1.2	Copper			
-		Surface					

#### Configuring Layers in Stackup

Each stackup supports check boxes to control the layer intent of that respective stackup.

- Primary Stackup Since this stackup represents the largest number of conductor layers and is considered the "default" stackup, only non-conductor layers can be toggled on or off. If a conductor layer must be deleted, click the All Stackups tab and delete the entry in that column.
- Rigid-Flex Designs the Primary stackup is most likely the Rigid stackup consisting of the most conductor layers. Additional stackups are created to support flex sections or lower count rigid sections. These additional stackups are mapped to physical zones. It may not be necessary to create a physical zone for the section regarded as Primary.
- Material Inlay the Primary stackup is most likely the main section of the PCB. Physical zones are created for the inlay sections utilizing different materials for RF/Analog.

<b>\$</b> (	Cross Section Editor (Multi Stackups r	node)							
Exp	ort Import Edit View Filters								
P	II stackups Primary   Flex1   Flex2	Flex3   +							
	Objects	Types	Thickness	Material	Primary	Flex1	Flex2	Flex3	Add Stackup
#	Name	Layer	mil	1	10000000000000000000000000000000000000				
*	*	*	ż	ż	×	×	*	*	*
		Surface			<b>V</b>				
	STIFFENER_TOP	Mask	2	Fr-4			<b>V</b>		
	COVERLAY_TOP	Mask	2	Polyimide F		1	<b>V</b>	1	1
	ADHESIVE_TOP	Mask	0.5	Adhesive A		<b>V</b>	<b>V</b>	<b>V</b>	]
	SOLDERMASK_TOP	Mask	2	Soldermask	<b>V</b>				]
1	ТОР	Conductor	1.2	Copper					
		Dielectric	8	Fr-4	<b>V</b>				
2	INT_1	Conductor	1.2	Copper					
		Dielectric	5	Polyimide R	<b>V</b>				
3	FLEX_1	Conductor	1.2	Copper		<b>V</b>	<b>V</b>	<b>V</b>	
		Dielectric	3	Polyimide Fi	<b>V</b>				
4	FLEX_2	Conductor	1.2	Copper		<b>V</b>	<b>V</b>	<b>V</b>	
		Dielectric	5	Polyimide R	1				
5	INT_4	Conductor	1.2	Copper					
		Dielectric	8	Fr-4	1				

#### **Cross Section Support for Non-Conductor Layers**

The Cross Section Editor now supports the entry of non-conductor layers; typically mask and coating layers used in rigid, flex or rigid-flex applications. These layers are usually added above the top or below the bottom surfaces but can also be added within the core stackup to accommodate multiple independent flex laminates.

**Note:** The PCB Editor Database represents non-conductor layers as Mask or Dielectric although they may serve different purposes like coating, shield or plating areas.

- Adding Mask Layers To add a mask layer above top, select the top cell in the Cross Section grid, then right-click and select Add Layers command.
- Candidate layers fall into the database category of Mask or Dielectric. Dielectric layers can be named or unnamed. If named, they take on the properties of a conductor layer. In most cases, you will select the Mask category then decide if the layer is sourced from the design database or from the user-defined mask layer site file.
- The site file is named masklayersitefile.xml and is controlled by the *materialpath* variable.



- Database-sourced layer names can be user-defined; typical use model for pre-17.2 designs or from the new Classes (Rigid-Flex and Surface Finishes)
- The new Rigid-Flex Class supports the following subclasses:

Layers	Nets	Display	Fa	vorites	Visibility Pane				
<ul> <li>Stac</li> <li>Area</li> <li>Geo</li> <li>Con</li> <li>Mar</li> <li>Drav</li> <li>Rigi</li> <li>Ana</li> </ul>	:k-Up as metry nponents nufacturin wing Forr d Flex Ilysis	ng mat		All Bend_A Bend_L Coveria Coveria Emi_Sh Emi_Sh Stiffend Stiffend Stiffend Stiffend Stiffend	Area .ine ay_Bottom ay_Top hield_Bottom hield_Top er_Bottom er_Metal_Botto er_Metal_Top er_Top ion_Zone Dutline	m	Rgdf	Flex	

■ The new Surface Finishes Class supports the following subclasses:

yers Nets Display	Favorites Visibility Pane	
Stack-Up		SurFin
Areas	All	
Geometry	Carbon_Bottom	<b>V</b>
Manufacturing Drawing Format	Carbon_Top	
	Enepig_Bottom	<b>V</b>
Rigid Flex Analysis	Enepig_Top	
Surface Finishes	Enig_Bottom	
	Enig_Top	
	Gold_Hard_Bottom	
	Gold_Hard_Top	
	Gold_Soft_Bottom	
	Gold_Soft_Top	
	Immersion_Silver_Bottom	
	Immersion_Silver_Top	
	Immersion_Tin_Bottom	<b>V</b>
	Immersion_Tin_Top	
	Osp_Bottom	
	Osp_Top	
	Silver_Ink_Bottom	
	Silver_Ink_Top	
	Tin_Plate_Bottom	
	Tin_Plate_Top	

■ The site file can be opened from the *Edit* – *Site File* command in the Cross Section Editor.
😕 U	oss sec	tion t	altor	(iviuiti Sta	CKI	ups mode)		
Expo	rt Imp	oort	Edit	) View F	ilte	ers		
Sta	ckups	PRIM		Site File				
	0.53			Stackup O		Thickne		
		00)		Mask Layer Order				
#			Name					mil
*	*				-	t		t
	Í T				Surface			

■ The Mask Layer Subclass Site file should be considered a library element and stored adjacent to the materials.dat file since both files are sourced from the *materialpath* variable.

te File Name: D:\work\Box S	ync\marketing\Training\17.2\code drop 2\mask	layersitefile.xml	0	ben	Save As
Function	Name	Class Name	Default Material	-	
Dielectric Adhesive	ADHESIVE_TOP	Rigid Flex	Adhesive Epoxy		
Dielectric Adhesive	ADHESIVE_PSA_TOP	Rigid Flex	Adhesive Epoxy	=	
Dielectric Adhesive	ADHESIVE_THERMOSET_TOP	Rigid Flex	Adhesive Epoxy		
Coating Conductive	ENIG_TOP	Rigid Flex	Material Not Defined		Add
Coating Conductive	ENIG_BOTTOM	Rigid Flex	Material Not Defined		Delet
Coating Conductive	ENEPIG_TOP	Rigid Flex	Material Not Defined		
Coating Conductive	ENEPIG_BOTTOM	Rigid Flex	Material Not Defined		
Coating Conductive	IMMERSION_TIN_TOP	Rigid Flex	Material Not Defined		
Coating Conductive	IMMERSION_TIN_BOTTOM	Rigid Flex	Material Not Defined		
Coating Conductive	IMMERSION_SILVER_TOP	Rigid Flex	Material Not Defined		ОК
Contine Conductivo	IMMMERSION SILVER ROTTOM	Digid Elev	Material Not Defined	-	Cance

## **Rigid-Flex Physical Zone Management**

**Note:** Requires Allegro PCB Designer or OrCAD Professional.

A physical zone is used to map that respective area of the design to one of the stackups created in the Cross Section Editor. Zones can be rigid or flex areas consistent of varying layers. Rigid zones for example might be comprised of 10 conductor layers and soldermask whereas a flex zone may contain 2 conductor layers plus several mask layers such as coverlay, adhesive or stiffeners.

## Class:Rigid-Flex

- Bend\_Area
- Bend\_Line
- Coverlay\_Bottom
- Coverlay\_Top
- Emi\_Shield\_Bottom
- Emi\_Shield\_Top
- Stiffener\_Metal\_Bottom
- Stiffener\_Metal\_Top
- Stiffener\_Bottom
- Stiffener\_Top
- Transition\_Zone
- Zone\_Outline

## Class: Surface Finishes

- Carbon\_Bottom
- Carbon\_Top
- Enepig\_Bottom
- Enepig\_Top
- Enig\_Bottom
- Enig\_Top
- Gold\_Hard\_Bottom
- Gold\_Hard\_Top
- Gold\_Soft\_Bottom
- Gold\_Soft\_Top
- Immersion\_Silver\_Bottom
- Immersion\_Silver\_Top
- Osp\_Bottom
- Osp\_Top
- Silver\_Ink\_Bottom
- Silver\_Ink\_Top
- Tin\_Plate\_Bottom
- Tin\_Plate\_Top

Zones automatically include associated keepouts and optional constraint regions and rooms. Any part of the board that is outside of any zone will use the Primary Stack-up for its layer cross-section. The Zone Editor will only use the Design\_Outline class when defining zone boundaries that follow the board outline. It will not be able to use Board\_Geometry/Outline, since that subclass allows arbitrary lines and graphics that do not form a legal boundary.

### New Database Classes and Subclasses

#### **Rigid Flex and Surface Finish Classes**

Two new classes have been introduced: Rigid Flex and Surface Finishes. The new subclass provides better identification of subclass groups used for specific purposes. These classes are also recognized by other functions within the database, such as stack-up, as classes with special use cases and applications.

- Rigid Flex
  - □ Zones
    - O Stack-up zones
    - O Transition zones
  - Contains common subclasses for flex and rigid flex technology
    - O Masks
    - O Adhesives
    - O Bend geometry
  - □ Additional user-defined subclasses may be added
  - Mask layers may be recognized by stackup
  - Layer types can be linked through the mask layer site file
- Surface Finishes
  - Represents the different materials and masks used for standard PCBs as well as rigid, and rigid-flex designs
    - Precious metals plating
    - O OSP
  - □ Additional user-defined subclasses may be added
  - Metal mask layers may be recognized by Stack-up but there is no DRC checking for connectivity.
  - Layer types can be linked through the mask layer site file

The PCB Editor database now natively supports the following new class structures to support not only rigid-flex design, but standard rigid as well. The structured list of new class/ subclasses include:

## Class:Rigid-Flex

- Bend\_Area
- Bend\_Line
- Coverlay\_Bottom
- Coverlay\_Top
- Emi\_Shield\_Bottom
- Emi\_Shield\_Top
- Stiffener\_Metal\_Bottom
- Stiffener\_Metal\_Top
- Stiffener\_Bottom
- Stiffener\_Top
- Transition\_Zone
- Zone\_Outline

## Class: Surface Finishes

- Carbon\_Bottom
- Carbon\_Top
- Enepig\_Bottom
- Enepig\_Top
- Enig\_Bottom
- Enig\_Top
- Gold\_Hard\_Bottom
- Gold\_Hard\_Top
- Gold\_Soft\_Bottom
- Gold\_Soft\_Top
- Immersion\_Silver\_Bottom
- Immersion\_Silver\_Top
- Osp\_Bottom
- Osp\_Top
- Silver\_Ink\_Bottom
- Silver\_Ink\_Top
- Tin\_Plate\_Bottom
- Tin\_Plate\_Top

#### Design\_Outline and CUTOUTS subclasses

The BOARD GEOMETRY class has had two new subclasses added, DESIGN\_OUTLINE and CUTOUT. These new subclasses provide greater capabilities to leverage the board outline in various ways.

- Enhanced DRC capabilities Object to board outline checks
  - □ pad to board edge

- □ mask to cutout and/or board edge
- □ cutout to board edge
- Rigid-flex support Zone creation
  - Let trimming of zone edges to DESIGN\_OULTINE edge
- ECAD/MCAD collaboration
  - □ Independent management of board outline and cutouts
  - **Eliminates determining what is an outline and/or cutout from other objects**
  - □ Enhanced STEP Export of outline and cutouts

#### Manufacturing

**□** Eliminates determining what is an outline and/or cutout from other objects

The new DESIGN\_OUTLINE subclass is a shape that defines the outline of the PCB, flex, or rigid flex. The OUTLINE subclass may still be used to define the outline as there is no requirement for the outline to be a closed polygon, though it has always been preferred.

Both, IDX and IDF interfaces, will recognize and adopt the use of the new DESIGN\_OUTLINE and CUTOUT subclasses. When importing IDF or IDX, the board outline geometry will be mapped to the DESIGN\_OUTLINE subclass. Cutouts will be mapped to the OUTLINE subclass.

IDF Export will first check for the existence of geometry on the DESIGN\_OUTLINE and CUTOUT subclasses and use that data to export board outline data. If there is no geometry on the DESIGN\_OUTLINE subclass, the OUTLINE subclass will be used.

IDX\_Out and IPC-2581-Out will fail if no Design Outline is present.

Create Artwork will prompt you with a warning if an outline is present in the film records.

### **Design Uprev**

Board files in SPB16.6 contain the board outline and cutout data on the Board Geometry OUTLINE Subclass. When moving the design to the 17.2 release, these geometries get copied to the new DESIGN\_OUTLINE and CUTOUT subclasses.

Limitations:

• Only one DESIGN\_OUTLINE geometry can exist in a drawing database.

- When converting OUTLINE to DESIGN\_OUTLINE, the OUTLINE geometry must be able to be converted into a shape. Gaps, overlaps and crossing geometries will fail to convert.
- OUTLINE geometry inside of the board outline is copied to the CUTOUT subclass
- OUTLINE geometry outside of the board outline is ignored.
- Text and non-contiguous lines are ignored.
- Both, Design Outline, and Cutout are located in the Board Geometry class.

My Favorites	Subclasses	BrdGeo
🖳 🛅 Display	All	
⊟ Stack-Up	Assembly_Detail	
🖶 🕒 Conductor	Assembly Notes	
Plan	Both Rooms	
in Mon-Conductor	Bottom Room	
🗄 🤷 Areas	Cutout	
🛁 Board Geometry	Design Outline	
Package Geometry	Dimension	

## Visibility Pane - Access to Mask Layers and Zones

The Visibility Pane has been enhanced to allow designers access and control of layer content more quickly and more efficiently. Instead of a single stackup approach, the Visibility Pane now gives you quick access to easily configure and view different Zone stackups. This pane now has the added benefit of being able to control layers other than conductor. And, as an added benefit, you can now easily switch to a single layer view and quickly review saved layer sets – such as all your routing layers.

#### Layer Stackup

All stackups created in the Cross Section Editor are available in the pull-down list. Layer visibility settings adjust to the selected stackup.

#### Masks

The new Visibility category populates all mask layers from the respective stackup.

A construction					
Visibility	Find	Opt	ions		
Visibility —				 - 6	×
Global visibil	ity O	n	Off	Las	t
N.C				 	
View					•
Layer Stackı	IP PRIN	1ARY			-
	PRIN	IARY			
Laver	FLEX	(-1			- 1
	FLE>	(-2			
Conduct	ors FLE	(-3		 	
Planes	FLEX	(-4 D-2			- 1
🗸 Masks	NIGI				
All Layers			<b>v</b>	-	
Tin Plate To	op			 	
Pastemask	Тор				
Soldermask	Ton				
Tee	_100				
юр					
Int_1				1	
Flex_1				✓	
Flex_2				-	
Int_4				✓	
Bottom				-	

## **Dynamic Zone-based Placement**

In typical rigid-flex designs, various stackup definitions are assigned to different zones where the top or bottom level may differ from zone to zone. In a traditional workaround, package symbols require special attention for padstack definitions, such as special flex symbols, etc., or use the embedded component process to place these symbols onto the correct layer for not only artwork purposes, but for documentation as well.

The PCB Editor's placement functions are zone aware, recognizing the top-most or bottommost layer, and when a symbol is placed in a zone, the component definition is adjusted for the appropriate layers for that zone. This task is performed without the need for defining embedded layers, or different padstacks, or symbols.

# **Enhanced Contour Routing**

Note: Available in Allegro PCB Designer (Unsupported Prototype).

Enhanced Contour (*Route – Unsupported Prototype – Enable Enhanced Contour*) is a new prototype feature that provides a more efficient method to add routing during Add Connect by following an existing connect line or a route keepin. This feature has been improved over the legacy Contour feature by removing a continuous dialog popup, introducing a simple canvas-based two-state click use model and enabling Shove of existing connect lines. Transitions between the non-contoured and the contoured routing are smoothed for line or arc corners.



# **Crosshatch Shape Update**

## **Adding Dynamic XHatch Shapes**

Use of dynamic crosshatch shapes is prevalent in flex designs. Crosshatch is lighter in weight and is less prone to cracking when material is flexed. Adding dynamic crosshatch shapes

becomes easier in the 17.2 release as the shape fill drop-down menu now supports the dynamic crosshatch entry.



## **Dynamic Shape Update**

#### Layer-based Property Settings

The thermal and clearance properties associated with dynamic shapes can now be applied on a per-layer basis. These properties offer you controls in the form of thermal spoke width and quantity, connection type and clearance size. Similar to the use model for creating constraint regions, you have the option of applying properties hierarchically; this includes Outer Layers, Inner Plane, and Inner Signal as well as individual layers.

¥ Property Dy	n_Thermal_Con_Type	e 🗖	×
Subclass	Value		
Cdn_All		-	
Cdn_Outer	Orthogonal	-	=
Cdn_Inner_Plane		-	
Cdn_Inner_Signal	None	•	
Тор		-	
Pwr_2		-	
Sig_3H		-	
Sig_4V		-	
Gnd_5		-	
Sig_6H		-	
Sig_7V		-	
Gnd_8		-	
Pwr_9		•	
Pwr_10		•	
Gnd_11		-	
Sig_12H		-	Ψ.
OK Car	ncel Help		

The suite of properties supporting array entry includes:

- Dyn\_clearance\_oversize\_array
- Dyn\_clearance\_type
- Dyn\_fixed\_therm\_width\_array
- Dyn\_max\_thermal\_conns

- Dyn\_min\_thermal\_conns
- Dyn\_oversize\_therm\_width\_array
- Dyn\_thermal\_best\_fit
- Dyn\_thermal\_con\_type

**Note:** Three of the properties support elements other than Pins or Vias. The array extension has been added to those properties with this conflict. Example – Apply Dyn\_clearance\_type to a cline; apply Dyn\_clearance\_oversize\_array to a Pin.

## Inter Layer Checks for Rigid-Flex Design

Note: Available in Allegro PCB Designer and Orcad Professional.

The PCB Editor 17.2-2016 release introduces new inter layer check functionality that provides the ability to check geometries between two different class/subclasses. In typical PCB designs, various masks and surface finishes require verification of proper clearances and coverage. Rigid-flex designs not only have the same mask and surface finish requirements but the addition of bend areas, stiffeners, and so on, that require special clearances or overlaps of materials, spacing and design features. These objects that are represented on different subclasses require verification between these layers, and this capability is now supported using the inter layer checks capabilities.

### **Understanding Inter Layer Check Rules**

Rules that define the selection of subclasses and rule type are defined in Constraint Manager *Spacing – Inter Layer – Spacing* workbook.

Worksheet Selector	8	×
🗳 Electrical		
📲 Physical		
[ <sub>++ℓ</sub> Spacing		
🖃 🛅 Spacing Constraint Set		
By Layer		
🚊 🕒 Net		
All Layers		
🚊 🛅 Net Class-Class		
CSet assignment matrix		
🚊 🛅 Region		
All Layers		
🗄 🛅 Inter Layer		
<b>Spacing</b>		

E,	Same Net Spacing
Þ	Properties
	DRC

Selecting this node opens a matrix of subclasses that may be selected for subclass to subclass checks.

🎸 Constraint Manager Main Frame - [Spacing	]																							-	-
File Edit <sup>®</sup> Objects Column View Analyze Audit Tools Window Help																									
Worksheet Selector 🗗 🗙	Layer 1 Layer 2																								
Electrical	Geometries	•	Ge	omet	tries																		_	_	
+ Physical	Laver 1 filter		Lav	er 2	filter																				_
Spacing	-																						_	_	
Spacing Constraint Set  Spacing Constraint Set  All Layers  Net Class-Class			De			Zone	do	ottom	d	etal_Top	etal_Flex_1	etal_Bottom ex_1	ottom	c_Top c Int 4	Unt 1	CInt1	CFlex_1	(_Bottom	k Int1	do do	Sottom	d_Top	d_Bottom	Ton	Int 4
All Layers			LEI.		E C	L.	e e	B	e,	Σ.	ξ. 3	ΞĒ	ĕ	ask ask	ask	lask	ask	ask .	V as	Ę.	ž	uno	no -	ask ask	š
				do	Bot	sitic	Plat	Plat	enel	enel	ene	enel	enel	lerm	erm	lerm	erm	erñ	er		Ľ.	eB	8	en a	E
All Layers			Lo Lo	e,	e e	Lan	£	,='	<u>ا</u>	ŧ,	Ē	É É	重	plog blog	plog	plo d	plog	plog		N N	New Year	lac	lac	ast	ast 1
🖃 🛅 Inter Layer	Adhesive							n la														mli			
Spacing	Adhesive 1																								
	Adhesive Bot	tom																							
	Adhesive Flex	1																							
	Adhesive Flex	2																							
	Adhesive Inte	rnal 1																							
	Adhesive Inte	rnal 2																							
	Adhesive Psa																								
	Adhesive_Stiff	ener_Flex_1																							
	Adhesive The	rmoset																							
	Adhesive_Top										1														
	•		1	1					_																
	Layer 1	Layer 2			Туре	•	Va	alue	Ena	abled	I D	RC lab	el [	ORC su	bclass	Des	criptio	n							
	Etch/Int_1	Design_Ou	utline	8	1 ins	ide	2 45	5.000			В		I	NT_1		Сор	per t	o Des	ign E	dge	Clea	arano	e		
	Bend_Area	Transition_	Zone	0	Ove	rlap	15	5.000			0		I	NTER_	LAYE	R Pro	per tr	ansit	ion a	rea o	lear	ance	•		
	Coverlay_Flex_2	Gold_Hard	_Fle>	<u>_</u> 2	2 ins	ide	1 15	5.000			G		I	NTER_	LAYE	R Enu	sre Pr	oper	Gold	l Pla	ting				
E Same Net Spacing	Gold_Soft_Flex_1	Coverlay_F	lex_1	L  :	1 ins	ide	2 0.	000	<b>v</b>		M	1	I	NTER_	LAYE	R Ensi	ire Pr	oper	Gold	l Pla	ting				
Properties	Bend_Area	Stiffener_Fl	ex_1	$\otimes$	Gap		20	0.000			S		I	NTER_	LAYE	R Pre	/ent S	Stiffe	ner P	eel a	nd E	Bend	inte	rfere	nce
M DRC	•					_	_	_			III	_				_	_			_	_	_		_	
																s bus	y. Cons	strai	D	RC		Syn	: on.		

The column on the left side of the matrix that lists eligible subclasses are labeled as Layer 1, the columns running from left to right across the top of the matrix are labeled as Layer 2.

Inter layer checks do not:

- D Permit checking between etch Layers, such as top etch to bottom etch
- □ Same layer checks (Coverlay\_top to Coverlay\_top).
- Distinguish a difference between a trace (cline) or copper area (shape).

Other classes, subclasses, and objects that are not included in the inter layer checks are as follows:

- Drawing format
- □ Analysis
- DRC

- □ Text (on any subclass)
- □ Board geometry outline
- □ Silk screen layers
- Named dielectric layers

The subclasses enabled for inter layer checking are

Subclass	Description					
Conductor Layers (No Text)	Place Bound (TOP/EMBEDDED/BOTTOM)					
Pin/Via Layers	Filmmask (TOP/BOTTOM)					
All Mask Layers (stackup defined)	Soldermask (TOP/BOTTOM)					
Rigid Flex Subclasses	Pastemask (TOP/EMBEDDED/BOTTOM)					
Surface Finishes	User-defined subclasses					
Subclasses	<b>Note:</b> User-defined subclasses in exclude classes are not enabled.					

Row and column filters as well as layer type filters are provided to permit you focus on specific subclasses and subclass types. To define a check between two subclasses, the checkbox where the two subclasses intersect is enabled.

Layer 1 Geometries Layer 1 filter	Layer 2 Via (and Pin) Layer 2 filter
Cover	
	Bottom Int_4 Flex_2 Flex_1 Int_1 Top
Coverlay_Bottom	
Coverlay_Flex_1	
Coverlay_Flex_2	Create rule between Coverlay Bottom and Via/
Coverlay_Internal_1	
Coverlay_Internal_2	
Coverlay_Top	

When selected, an entry is added at the top of the Rules Table. The table is located at the bottom of the Inter Layer Spacing window of Constraint Manager.

ayer 1	Layer 2	Туре	Value	Enabled	DRC label	DRC subclass	Description
Coverlay_Bottom	Via (and Pin)/BOTTOM	Undefined	0.000		a	PACKAGE_TOP	
Etch/Int_1	Design_Outline	1 inside 2	45.000		в	INT_1	Copper to Design Edge Clearance
Bend_Area	Transition_Zone	Overlap	15.000	<b>V</b>	0	INTER_LAYER	Proper transition area clearance
Coverlay_Flex_2	Gold_Hard_Flex_2	2 inside 1	15.000		G	INTER_LAYER	Enusre Proper Gold Plating
Gold_Soft_Flex_1	Coverlay_Flex_1	1 inside 2	0.000	<b>V</b>	M	INTER_LAYER	Ensure Proper Gold Plating
Bend_Area	Stiffener_Flex_1	Gap	20.000	<b>V</b>	S	INTER_LAYER	Prevent Stiffener Peel and Bend interference

The rule table defines the following:

- Layer 1: The subclass name selected as Layer 1
- Layer 2: The subclass name selected as layer 2
- Type: The specific checking type to be defined. A drop-down provides a list of possible checks

Gap: A minimum spacing value between two objects on the selected subclass layers.



 Overlap: minimum overlap value between two objects on the selected subclass layers.



□ 1 inside 2: The geometry on the subclass defined as layer 1 must be contained within a geometry on the subclass defined as layer 2.

2 inside 1: The geometry on the subclass defined as layer 2 must be contained within a geometry on the subclass defined as layer 1.



- Value: the spacing dimension defined in user units
- Enabled: the check, when enabled, allows the check to be performed. When not enabled, the check is disabled.
- DRC Label: This field allows you to add your own DRC marker label for the second character. The first character is reserved with the character "I" for inter layer checks. The

second character can be any, single character a-z, A-z, 0-9. No special characters are not supported.



- DRC Subclass: This defines the display layer for the DRC marker. A pull-down menu lists the available subclasses that the rule's DRC marker can be displayed on. A new INTER\_LAYER subclass was added under the DRC class to assist in distinguishing inter layer DRCs from other DRCs.
- Description: A comment or description of the rule may be added for reference. This description can only be seen in the rules table form within the constraint manager.
- Delete: Selecting the "X" in the Delete column will remove the rule entry.

#### Known Limitations

- Inter layer checks are checks between subclass, not same layer checks.
- Filtered groups for vias (and pins) are one single group.
- Filtered groups for conductors consists of clines and shapes.
- Overlap and inside checks do not detect missing geometry. For example, a gold pin requires an opening in the cover lay. If a cover lay geometry partially covers the pin, the DRC is detected. If no cover lay opening exits, no error is detected.

#### **Enabling On-line Inter-Layer Checking**

By default, the on-line inter layer checks are set to *Off* in the PCB Editor. To enable this capability, you must set the constraint mode for inter layer checks. There are two options: On-line and Batch.

Analysis Modes				×
Design Options     Design Modes	Design Modes			
<ul> <li>Design Options (Soldermask)</li> <li>Design Modes (Soldermask)</li> <li>Design Modes (Soldermask)</li> <li>Design Modes (Acute Angle Detect</li> <li>Design Modes (Package)</li> <li>Electrical Options</li> <li>Electrical Modes</li> <li>Physical Modes</li> <li>Spacing Options</li> <li>Spacing Modes</li> <li>Same Net Spacing Modes</li> <li>SMD Pin Modes</li> </ul>	DRC modes Negative plane islands: Negative plane sliver: Testpoint pad to component: Testpoint loc. to component: Testpoint under component: Mech. pin to mech. pin: Mech. pin to mech. pin: Mech. pin to conductor: Pin to route keepout : Min. metal to metal: Duplicate drill hole: On-line Inter Layer checks:	0n © © © © © © © ©		Batch
<ul> <li>✓ IIII →</li> <li>✓ On-line DRC</li> <li>?</li> </ul>	All on OK Cancel	All off Apply	All b	atch

## Manufacturing Prep - Rigid-Flex Design

#### **Multiple Stackup Table**

The *Manufacture – Cross Section Chart* program now supports an option to output a multi stackup table. The table supports entries for all conductor and non-conductor layers, material and thicknesses.

			MULTIPLE STACKUP	TABLE					
			Unit = mils						
#	NAME	TYPE	MATERIAL	RIGED-2	FLEX-3	FLEX-4	PRIMARY	FLEX-L	FLEX-2
-		SURFACE	A [ R	0.000	0.000	0.000	0.000	0.000	0 000
-	STIFFENER FLEX L	MASK	FR - 4		8.000				
	TIN PLATE TOP	MASK	TEN	0,500	0,500	0,500	0,500	0,500	0.500
:	ADHESIVE STIFFENER FLEX L	MASK	ADHESIVE EPOXY		0.984			0.984	
1	COVERLAY FLEX L	MASK	POLYIMIDE		8.000	8.000		8.000	8 000
-	ADHESIVE FLEX L	MASK	ADHESIVE ACRYLIC		0,500	0,500		0,500	0.500
	GOLD SOFT FLEX L	MASK	POLYEMIDE						8.000
:	PASTEMASK TOP	MASK	SOLDER PASTE SAC				3,000		
1	SOLDERMASK TOP	MASK	SOLDERMASK FLEXIBLE LPI				0.591		
-	SOLDERMASK INTL	MASK	SOLDERMASK FLEXIBLE LPI	0,591					
	PASTEMASK INTL	MASK	SOLDER PASTE SAC	3,000					
L	TOP	CONDUCTOR	COPPER				1.200		
1		DIELECTRIC	FR - 4				8.000		
2	INT L	CONDUCTOR	COPPER	L,200			1,200		
1		DIELECTRIC	POLYIMIDE RIGED SMEL	5,000			5,000		
3	FLEX L	CONDUCTOR	COPPER	1.200	L.200	1.200	1.200	1.200	1 200
1		DIELECTRIC	POLYINIDE FILM	3.000	3.000	3.000	3.000	3.000	3.000
4	FLEX 2	CONDUCTOR	COPPER	L,200	L,200	1,200	1,200	1,200	1.200
1.1		DIELECTRIC	POLYIMIDE RIGID SMIL	5,000			5,000		
5	INT 4	CONDUCTOR	COPPER	1.200			1.200		
-		DIELECTRIC	FR - 4				8.000		
6	BOTTOM	CONDUCTOR	COPPER				1.200		
	PASTEMASK BOTTOM	MASK	SOLDER PASTE SAC				3,000		
1	SOLDERMASK BOTTOM	MASK	SOLDERMASK FLEXIBLE LPI				0.591		
	PASTEMASK [NT 4	MASK	ADHESIVE ACRYLIC	0,500	0,500	0,500	0,500	0,500	0.500
	SOLDERMASK [NT 4	MASK	POLYEMIDE	8,000	8,000	8,000	8,000	8,000	8.000
1.1	GOLD HARD FLEX 2	MASK	POLYIMIDE			8,000			
	ADHESIVE FLEX 2	MASK	POLYEMIDE		8.000	8.000		8.000	8 000
	COVERLAY FLEX 2	MASK	POLYEMIDE		8,000	8,000		8,000	8.000
		SURFACE	A [ R	0,000	0.000	0.000	0.000	0.000	0.000
			TOTAL THECKNESS	30,391	47.884	46,900	52.381	39.884	46.900
			ZONE NAME	ZONE_5	ZONE_8	ZONE_9		ZONE_4	ZONE_6
				ZONE_3				ZONE_7	
								ZONE 2	

#### **Dynamic Fillets**

Dynamic fillets can now be controlled on a per-layer basis. The control setting is located in the Physical section of the Cross Section Editor.

#### **Missing Tapers Report**

A new report, missing tapers report, detects missing tapers on line-width transitions.

## **Embedded Component Design Updates**

**Note:** Available in Allegro PCB Designer (Miniaturization Product Option)

- The Copy command now supports embedded package symbols.
- The Swap Components command can now be used on dummy components.
- Embedded Soldermask subclasses are now supported (similar to Pastemask).
- Extracta support for embedded Components was provided in 16.6-2015 ISR.

yers Nets Display	Favorites	Visibility P	ane		
lter layers:					
Stack-Up Areas	All		EmbGeo		
Geometry	Assembly_Fl	ex_1			
Package Geome	Assembly_Fl	ex_2	<b>v</b>		
Embedded Geo	Dfa_Bound_	Flex_1			
Components Manufacturing	Dfa_Bound_	Flex_2			
Drawing Format	Display_Flex	_1			
Rigid Flex	Display_Flex_2				
Analysis Surface Finishes	Pastemask_F	lex_1			
	Pastemask_F	lex_2			
	Place_Bound	d_Flex_1			
	Place_Bound_Flex_2				
	Soldermask	_Flex_1	<b>v</b>		
	Soldermask	Flex_2	<b>v</b>		

## **Backdrill Overhaul**

Note: Requires Allegro PCB Designer

The Backdrill application has undergone some significant enhancements. Backdrill data is now stored in the library padstacks and utilized at the design level during the analysis and backdrill generation process. Padstacks which do not have pre-defined backdrill information can be automatically updated at the design level by the entering the backdrill criteria prior to running backdrill. Design layers which are backdrilled will have Route Keepout Shapes generated to ensure that design integrity is maintained with separate padstack definition controls for the backdrill start layer, internal layer and negative layer anti-pad geometries without the need for custom padstacks or scripts. All backdrill data is available on the individual Pin/Via objects displayed on the canvas or by simply querying the object using Show Element, and generating the Backdrill Legends and detailed Backdrill Report. In addition, the setup time for backdrill can now be improved as a result of algorithms designed to create intelligent layer pairs.

## **Design Flow Considerations**

You can consider one of two backdrill flows. The preferred flow is based on updating and maintaining padstacks at the library level to drive backdrill requirements into the design. Library driven flows typically provide the highest level of consistency and flexibility over parameterized flows. An example of flexibility could be defining the backdrill requirements for a via used specifically for BGA fanout vs. convention signal vias. The via used for BGA fanout may require smaller backdrill clearances due to tighter routing channels.

🐉 Backdrill Layer Pair Initialization 🛛 📃 🖃 🗾 💌									
Use either of the following methods to initia Initialization	lize the backdrill layer pairs:								
Deepest backdrill layer from top layer:	TOP 🔻								
Deepest backdrill layer from bottom layer:	воттом 👻 🔽								
	Create								
Analysis									
Create layer pairs in the design based on b	ackdrill analysis.								
Minimize electrical stub length	Minimize layer pairs Create								
Close	Help								

The alternative flow has no library dependencies and setup is done in the backdrill setup and analysis form inside the PCB Editor. A series of oversize/undersize parameter values are entered and utilized when backdrill is executed. Padstacks in the database are updated

based on the values specified. This is the quickest adoption method but may lack flexibility or pose risk if oversize/undersize values are not entered correctly.



## Library-Driven Flow (Cadence Recommended)

At the heart of the backdrill enhancements are the updates made to the pad definition. It now supports several records for defining the backdrill diameter and supporting clearances/entry pads. Before committing 17.2 into production, one should examine the work required to update existing padstacks in their corporate library; ones typically used in backdrill applications such as those associated with connectors, thru or core vias. Assuming the update is against very large libraries, developing a 'just in time' process should be considered. Once implemented, there should not be a reason to run padstack replacement routines or manual editing of pad instances as commonly done in the 16.x releases. The summary of enhancements made to the pad definition to support backdrill include:

- Backdrill hole diameter along with unique drill figure, character and figure diameter
- Drill Tool Size used to specify actual drill size or tool number (commonly used to instruct fabrication to drill per connector supplier specifications)
- Start Layer pad size for backdrill entry layer (typically top, bottom or both)
- Signal and Positive Plane Keepout Pad (used in start-end range of backdrill path)

- Negative Plane Antipad (used in start-end range of backdrill path)
- Soldermask pad for backdrill entry layer



## Setup and Analysis User Interface

The Setup and Analysis form continues to be the primary interface to setup Layer Pairs (formerly called passes). The setup of layer pairs can be a time consuming, experimental process. In 17.2, new controls help you to determine the best strategy based on certain qualifiers. The next few sections review the controls within the user interface.

#### Layer Pair Initialization

Clicking this button automatically generates Backdrill Layer Pairs. Choose the qualifier that is best for your design flow. They include:

- Deepest Backdrill Layer from Top and Bottom Layers (all combinations produced but generally too many to consider). Click 'skip' to proceed to next 2 options.
- Minimized electrical stub lengths (highest electrical performance, shortest stubs)
- Minimize layer pairs (cost efficient, least amount of layer pairs)

🙀 Backdrill Pairs Question	
Please specify the deepest layer to initializ	ze the backdrill layer pairs:
Deepest backdrill layer from top layer: Deepest backdrill layer from bottom layer:	<b></b>
OK Skip	Help

#### Layer Pairs Tab

- Pair ID Backdrill From-To Pair (Was Pass # on 16.6)
- Start Layer Start layer of Backdrill (Was From Layer on 16.6)
- Objects Objects to be Back-drilled (Pins, Vias or Pins/Vias)
- To Layer Last layer to be Back-drilled
- Must Not Cut Layer Layer with connection that required conductivity (New)
- Depth Depth from Start Layer to outside surface of the Must Not Cut Layer
- Plunges Number of possible Backdrill locations (New)

#### Cadence Allegro and OrCAD: What's New in Release 17.2-2016 Allegro PCB Editor

Layer Pairs Drill Parameters Padstack Parameters Flag Codes										
Pair ID Enable Start Layer Objects To Layer Must Not Cut Layer Depth Plunge										Plunges
1	×	TOP	Ŧ	Pins&Vias	-	LAYER_2_P	-	LAYER_3	19.30	11
2	×					LAYER_4_P	•	LAYER_5	37.70	27
3	×					LAYER_7_P	•	LAYER_8	81.30	32
4	×					LAYER_9_P	•	воттом	99.70	2
1	×	воттом	•	Pins&Vias	•	LAYER_9_P	•	LAYER_8	19.30	65
2	×					LAYER_7_P	•	LAYER_6	53.70	109
3	×					LAYER_4_P	•	LAYER_3	81.30	40
4	×					LAYER_2_P	-	TOP	99.70	179
Layer Pair Initialization Backdrilling Errors: 0										

#### **Drill Parameters Tab**

- Manufacturing Stub Length Minimum tolerance for secondary drill operation
- Typically the backoff tolerance from the MNC layer; varies between Fabricators and may be dependent on drill depth.

■ Value is populated in NC Legend



#### Padstack Parameters Tab (Optional)

- Parameter values are used to update/generate backdrill data in design level padstacks.
- Important Library defined pads with backdrill data will always supersede parameterized pads in the database. In short, library wins!
- Oversize backdrill diameter Value added to Finished Hole Size in padstack to determine the Backdrill Diameter size.
- Oversize/Undersize values of items 2-5 are based on the backdrill size generated.
- Clicking on "?" button next to each of the fill-in fields will describe and assist in value entry to achieve the desired result.

The Details button will list all plated padstack in the design and identify which have defined backdrill data driven from the library or manually entered in the design. This report can be very helpful if implementing a 'just in time' library driven flow.

Backdrill Setup and Analysis	
Layer Pairs Drill Parameters Padstack Parameters Flag Codes	
Unit: mils	
1. Oversize backdrill diameter: 14.00	
2. Oversize antipad for negative layers: 14.00 ?	
3. Oversize keepout for backdrill layers: 14.00 ?	
4. Undersize regular pad for start layers: 6.00 ?	
5. Oversize solder mask pad for start layers: 6.00 ?	
Notes:	
1. Backdrill data defined in the padstack definition will take precedence over the values in the above sec	xtion.
2. The oversize/undersize values of items 2-5 are based on the backdrill size.	
3. The padstack definitions will be automatically seeded with the parameters after backdrilling for update.	
Info: User defined backdrill data was found in padstacks of the current design.	
Disable dynamic shape update during backdrilling for better performance.	e
OK Cancel Backdrill Analyze View Log Purge	Help

- Backdrill button- Analyze and generate backdrill data on pins/vias in the design. Padstacks without pre-defined Backdrill data, driven from the library or manually entered, will be updated based on the criteria under the Padstack Parameter tab
- Analyze button Analyze design only and report backdrill information but do not add backdrill data on pins/vias or update padstack backdrill values
- Purge button Purge Backdrill data on pins/vias only, padstacks will not be purged of backdrill data
- Backdrill status
  - □ Red Backdrill data are out of date, Click button "Backdrill" to update the status.
  - Green Backdrill data on pins/vias are in sync
  - Grey No backdrill data (side, start layer, must-cut-layer) saved on pins/vias yet

#### Flag Codes Tab

Quick reference legend for symbols generated on MANUFACTURING BACKDRILL-FLAG-TOP, BACKDRILL-FLAG-BOT and BACKDRILL-FLAG-ANY which identify reasons why a backdrill was not generated.

## Cadence Allegro and OrCAD: What's New in Release 17.2-2016 Allegro PCB Editor

Backdrill Setup and Analysis
Layer Pairs Drill Parameters Padstack Parameters Flag Codes
The following symbol characters will be output for the flagged errors or conditions on the subclasses MANUFACTURING : BACKDRILL-FLAG-TOP/BOT/ANY.
X - Pin/via has property EXCLUDE_BOTH, EXCLUDE_TOP, EXCLUDE_BOTTOM.
T - Pin/via is a testpoint on this side.
C - Pin is on the component side.
R - Pin/via has no routed connections.
0 - Pin/via has property BACKDRILL_OVERRIDE.
W - Pin/via has override with warning
S - Maximum stub length violation.
P - Minimum pin PTH length violation.
Disable dynamic shape update during backdrilling for better performance.     No backdrill data on pins/vias
OK Cancel Backdrill Analyze View Log Purge Help

### **Backdrill Canvas Display Controls**

Using the "backdrill holes" and "drill label" settings found in the Setup –Design Parameters – Display form, it's now possible to visualize the actual backdrill hole size and drill labels that define the backdrill layer range.



## Backdrill NC-Drill Legend updates

The NC Legend has been enhanced to support the backdrill diameter, figure, Mfg Stub and Must Not Cut Layer (MNC). The Mfg Stub value is driven from the entry in the backdrill setup form – Drill Parameter Tab.

BACKDRILL: BOTTOM to LAYER_7_P									
ALL UNITS ARE IN MILS									
FIGURE	BD_SIZE	MNC_LAYER	MAX_DEPTH	MFG_STUB	QTY				
0	28.0	LAYER_6	53.7	8.0	18				
- <del>P</del>	52.0	LAYER_6	53.7	8.0	12				
Ø	54.0	LAYER_6	53.7	8.0	77				
¢	60.0	LAYER_6	53.7	8.0	2				
NOTES:									
- MNC LA	AYER: MUST-	NOT-CUT-LAYER							
- MAX DE	EPTH: DEPTH	I FROM START LAYE	R TO THE						
—	SURFA	ACE OF MUST-NOT-C	CUT-LAYER						
- MFG_SI	TUB : MANUF	ACTURING STUB LE	NGTH						

## **Backdrill Cross Section Chart Display**

Backdrill span in cross section detail will show a tapered end before just below first active conductive layer. (Must Not Cut Layer)



### Test Prep update

Adding Test Points manually or automatically will respect existing backdrill sites and will not update the padstack or attempt to mark them as a test point.

Existing Test Point sites will be skipped during backdrilling and marked with a T Flag Code indicating it is a potential backdrill candidate that was not backdrilled.

### **Manufacturing Data**

 IPC-D-356 – Output will include any backdrill data with an option to ignore the backdrill data during output.

- IPC-2581 Backdrill specification is updated with START\_LAYER, MUST\_NOT\_CUT\_LAYER, and MAX\_STUB\_LENGTH.
- Backdrill NC Drill File– Comment/Notes is updated with backdrill size, MUST-NOT-CUT-LAYER, MAX\_DRILL\_DEPTH, and MFG\_STUB\_LENGTH.

### Extracta

API and extracta program can be used to get backdrill data on pins/vias.

### Reports

- New detailed backdrill report added to standard reports
- Lists all backdrill data for the backdrilled pins/vias
- Lists total backdrills and manufacturing stub length

Backdrill	Report										83
	🔒 🦪 🍕 Search:	[	Match word 🔲 M	atch case							
<u>Design Nar</u> <u>Date</u> Wed C Note: This Manufactur	Design Name D:/PE_Work/17.2_Development/Enhanced Backdrill/Backdrill_Demo_Mtg/Backdrill_Demo_Mtg/Workshop_Pin_Closeup.brd Date Wed Oct 14 20:34:32 2015 Note: This report is based on the backdrill data (start layer and must-cut-layer) saved on pins/vias after backdrilling. Manufacturing stub length = 8.00 mils										
Total backd	lrills = 460		Backdrill Re	port (Lengt	h Unit = mi	<u>ils)</u>					
Start Layer	Net Name	Object	Location (x y)	Backdrill Size	Finished Hole Size	To Layer	Must Not Cut Layer	Maximum Drill Depth	Maximum PTH Stub	Remaining Stub Length	
BOTTOM	AD0	Pin(J3B1.A58)	(2040.00 2330.00)	52.00	38.00	LAYER_7_P	LAYER_6	53.70	10.00	8.00	
	AD1	Pin(J3B1.B58)	(1840.00 2330.00)	52.00	38.00	LAYER_9_P	LAYER_8	19.30	10.00	8.00	
	AD10	Pin(J3B1.B48)	(1840.00 2830.00)	52.00	38.00	LAYER_9_P	LAYER_8	19.30	10.00	8.00	
	AD11	Pin(J3B1.A47)	(2140.00 2880.00)	52.00	38.00	LAYER_7_P	LAYER_6	53.70	10.00	8.00	
	AD12	Pin(J3B1.B47)	(1940.00 2880.00)	52.00	38.00	LAYER_9_P	LAYER_8	19.30	10.00	8.00	
	AD13	Pin(J3B1.A46)	(2040.00 2930.00)	52.00	38.00	LAYER_9_P	LAYER_8	19.30	10.00	8.00	
	AD14	Pin(J3B1.B45)	(1940.00 2980.00)	52.00	38.00	LAYER_9_P	LAYER_8	19.30	10.00	8.00	
	AD15	Pin(J3B1.A44)	(2040.00 3030.00)	52.00	38.00	LAYER_7_P	LAYER_6	53.70	10.00	8.00	
	AD16	Pin(J3B1.A32)	(2040.00 3630.00)	52.00	38.00	LAYER_7_P	LAYER_6	53.70	10.00	8.00	
	AD17	Pin(J3B1.B32)	(1840.00 3630.00)	52.00	38.00	LAYER_2_P	TOP	99.70	10.00	8.00	
	AD17	Pin(J7A2.8)	(4033.00 3581.00)	60.00	46.00	LAYER_2_P	TOP	99.70	10.00	8.00	
	AD18	Pin(J3B1.A31)	(2140.00 3680.00)	52.00	38.00	LAYER_2_P	TOP	99.70	10.00	8.00	
	AD19	Pin(J3B1.B30)	(1840.00 3730.00)	52.00	38.00	LAYER_2_P	TOP	99.70	10.00	8.00	
	AD2	Pin(J3B1.A57)	(2140.00 2380.00)	52.00	38.00	LAYER_9_P	LAYER_8	19.30	10.00	8.00	
	AD20	Pin(J3B1.A29)	(2140.00 3780.00)	52.00	38.00	LAYER_7_P	LAYER_6	53.70	10.00	8.00	
	AD21	Pin(J3B1.B29)	(1940.00 3780.00)	52.00	38.00	LAYER_2_P	TOP	99.70	10.00	8.00	
	AD21	Pin(J7A2.7)	(4033.00 3690.00)	60.00	46.00	LAYER_2_P	TOP	99.70	10.00	8.00	
	AD22	Pin(J3B1.A28)	(2040.00 3830.00)	52.00	38.00	LAYER_2_P	TOP	99.70	10.00	8.00	-
# **Shape Edit Application Mode**

The Shape Edit Application Mode is a tuned editing environment primarily designed to increase efficiency with shape boundary editing. It is available in all backend PCB and Packaging products. This object-action environment simplifies the actions of sliding a shape edge, adding a notch or chamfering/rounding the corners. You will notice similarities with existing application modes but also new functional that allows customization of single pick and drag operations.

## Selecting an Application Mode

There are several methods available to select an Application mode inside Allegro PCB Editor or APD/SiP.

- Setup Application Mode
- RMB Application Mode
- Tool Bar Icon
- Lower Banner Field (Adjacent to Super Filter)



## **Find Filter Settings**

The find filter is limited to the elements shown below to help optimize the editing environment.

Find		<b>₽</b> <sup>▼</sup>	×
- Design Object I	Find Filter		≤
All On A	ll Off		Si b
C Groups	📝 Shapes		lii
Comps	📝 Voids/Cavities		
Symbols	Cline segs		
Functions	📝 Other segs		ā
🔽 Nets	Figures		
Pins 📃	📝 DRC errors		
Vias	Text		
Clines	📝 Ratsnests		
Lines	📝 Rat Ts		
Find By Name			
Net	💌 Nami 🔻		
>	More		
Find by Query			

## **Context Sensitive Menu**

Hovering over a shape segment (edge) produces the following context-sensitive menu.

Quick Utilities	
Slide segment Add notch Move segment(s) Remove/Extend segment(s) Show element	
Shape	
Application Mode Super filter Customize Selection set	

## **Toggle between elements**

Use the TAB key to cycle between elements on your cursor. In the following example, hovering over the shape edge (left graphic) provides datatip info about the line segment. Click the TAB key to cycle to the shape element (right graphic). Context sensitive menus will vary based on the highlighted element.



## **Best Practices for Shape Editing**

You can customize settings in the *Options* panel for the Click, Drag, and Vertex operations. Based on the settings as displayed in the following image, there is no need to access the main toolbar or top level menus for basic shape boundary editing.

Active Clas	ss and Subclass:	Visibil
Etch		17
	Тор 🗸	<u>n</u>
Segment	commands	B_
Click:	Add notch	
Drag:	Slide	
-Vertex co	ommands	
Click:	Chamfer/Round 🔻	
Drag:	Move	
Slide Exte	end Selection (hold Shift to toggle) o Join (hold Ctrl to toggle)	
Move Free	e Vertex	
Corners	Chamfer 🔘 Round	
<ul> <li>Trim</li> </ul>	T T: 10.00	
🔘 Cha	mfer (C): 50.00	
Set	trim size by cursor	

Two picks on a shape segment result in the creation of an inward or outward notch; based on your cursor movement.



## Choose inward or outward direction

A long mouse button press while hovering over a shape segment invokes a slide operation.



A long mouse button press while hovering over a vertex location performs a two-segment move operation.



 Clicking on a vertex location results in a chamfer corner trimmed to10 mils (actual segment length = 14.14 mils)



■ To chamfer all corners, hover over a shape segment and then right-click to access the Trim corners command. <<The text on the images is not at all clear even after zooming in. This would look awful in the htmls and the PDF."



To convert a corner back to orthogonal, change the *Click* setting to *Remove/Extend* and then select the chamfered segment.

Eich 👻		op 🗸
E To: -	- Segment o	commands
Stematiceonnands Clok: RenoverExterc •	Click:	Remove/Extend 🔻
Diag. Slide 💌	Drag:	Slide 🔻
Vallex con maricy	-Vertex con	nmands
Cick: Chemfer/Dound ▼	Clicky	Chamfer/Round
Diag Mise 💌	CIICK.	
•••	Dreg	Move 👻

Alternatively, one can hover over the chamfered edge and use the right-click context menu to access the *Remove/Extend segments* command.



■ To round a corner, change the *Corners* setting to *Round* and then select the vertex location.



■ To adjust a corner using mouse, enable *Set trim size by cursor* option, and then move your mouse to control the chamfer or round size.



■ To slide a shape segment and its chamfered or rounded corners, enable *Extend Selection* option and then click or drag to perform the 3 element slide operation. A similar model is used with the etch edit slide function.



To join the edges of a multi-edge shape, enable Auto-Join option and then slide one of the segments.



- To move and maintain the integrity of the multi-edge side of the shape, press the Ctrl key and then select the three vertical segments. Hover over any one of the highlighted segments and then use the *Move Segments* command.
  - Moving segments is not linear. Use the *ix* command to set a distance. For example, type *ix 100* in command window to move the segments 100 mils to the right.



## **Color Dialog Enhancements**

Information is at the heart of every design and as such changes have been made to the Color Dialog that will make it much easier and more efficient for Designers to use.

### Fresh New Look

The Color Dialog now uses a tabular approach and categorizes the major features into their own tabbed pages named *Layers*, *Nets*, *Display*, *Favorites*, and *Visibility Pane*.

Color Dialog											
Layers Nets Display Favorites Visibility Pane											
Filter layers: On Off Last											
<ul> <li>▷ Stack-Up</li> <li>▷ Areas</li> </ul>	All	All	Pin V	Via Via	Etch	Drc	AntiEtch	Bound	Cavity	Plan	
<ul> <li>Geometry</li> <li>Components</li> </ul>	Тор										
Manufacturing Drawing Format	Int_1 Flex 1									<ul> <li>✓</li> <li>✓</li> </ul>	E
Rigid Flex Analysis	- Flex_2										
Surface Finishes	Int_4 Bottom										
	Soldermask_Top										
	Soldermask_Bottom										
	Pastemask_Bottom										
	Filmmasktop Filmmaskhottom	<b>V</b>									
	Gold_Mask_Top										-
Ausilabla Calasa					1.5.1	Colort	- 4.	Austal	ala Dattarr		
Available Colors: Available Patterns:											
OK Cancel	Apply			Load	•	Save	•			He	lp

#### Searching Subclass Layers

The Layers tabbed page has been updated to include a search for specific or groups of subclass layers. The search box is case insensitive and a "\*" wildcard is implied both as a prefix and a suffix to the specified text.

💥 Color Dialog				? ×
Layers <u>Nets</u> Display Fav Filter laye s: silk	vorites Visibility Pane		Global visibility: On	Off Last
Stack-Up     Geometry     Geometry     Gomponentc     Manufacturing     Drawing Format     Rigid Flex     Analysis     Surface Finishes	All All Silkscreen_Bottom Silkscreen_Top	BrdGeo   PkgGeo     Image: Constraint of the state of	0	

## **Visibility Pane Tab**

The following image shows the detailed information and options on the Visibility Pane tabbed page.

Classes     Layers       Classes     Layers       Vable Classes     Iayers       Plan Etch Via Pin Drc     Layers       Available Classes     Iayers       Available Classes     Iayers       AntiEtch Bound BrdGeo Cavity CnsRgn Drawing Pkg KI Pkg K     Stiffener, Flex J       Adhesive Stiffener, Flex J     Adhesive, Stiffener, Flex J       Adhesive, Stiffener, Flex J     Solidemask, Intl       Show Global Viability     Pastemask, Intl       Show Stacup Selection     Int J       Show Masks     Koute Keepin/Through All       Spanng     Int J       Spanng     Int J       Spanng     Int J	OK Cancel Apply Reset Default	Help
Arabie Classes     Layers       Plan Etch Via Pin Drc     Layers       Available Classes     Coverlay_Flex_1       Available Classes     Stiffener_Flex_1       Available Classes     Soft Cold_Flex_1       Arailable Classes     Soft Cold_Flex_1       Arailable Classes     Soft Cold_Flex_1       Araititich Bound BridGeo Cavity CnsRgn Drawing Pkg KI Pkg K     Soft Cold_Flex_1       Image: Arabie Classes     Soft Cold_Flex_1       Araititich Bound BridGeo Cavity CnsRgn Drawing Pkg KI Pkg K     Soft Cold_Flex_1       Fastemask_Iop     Softemask_Iop       Pastemask_Ioft     Fastemask_Ioft       For the time of t	Visbility Pane Configuration Q Show Global Visbility Show Stackup Selection Show Stackup Selection Show Masks Show Masks Show Masks Putton Stac 1	Flex_1 Flex_2 Route Keepin/Through All
dasses Visble Classes I civer Stadups PRIMARY	Plan Etch Via Pin Drc Avallable Classes AntiEtch Bound BrdGeo Cavity CnsRgn Drawing Pkg Kl Pkg K	Adhesive_Stiffene_Iee_I Adhesive_Stiffene_Flee_I Coverlay_Flee_I Soft_Gold_Flee_I Pastemask_Top Soldermask_Int1 Pastemask_Int1 Pastemask_Int1 Top
Turne Mich. Dieler. Turniter Medidin Bana	Layers Nets Display Favorites Visbility Pane Classes Visible Classes	Layers

#### Viewing Subclasses in Favorites or Visibility Pane

After searching for a specific or a group of subclass layers, right-click and add those subclass layers either to Favorites or to Visibility Pane.

**Note:** When adding subclass layers to Visibility Pane in a design with multiple stackups, the subclass layers are added to the stackup in view on the Visibility Pane tab of Color Dialog.

💥 Color Dialog		x
Filter layers Nets Display Fa Filter layers: silk Stack-Up Areas Geometry Board Geometry Package Geometry	avorites Visibility Pane Global visibility: On Off Last All BrdGeo PkgGeo All V Silkscreen_Bottom C Select color	
Embedded Geometry Components Manufacturing Drawing Format Rigid Flex Analysis Surface Finishes	Add to favorites Add to visibility	

## Visibility Pane Refinements

The *Visibility* pane provides quick access and efficient control of the layer content. Instead of a single stackup approach, Visibility Pane now provides quick access to easily configure and view different Zone stackups. This pane now has the added benefit of providing access and control over layers other than the conductor layers. Additionally, you can easily switch to a single layer view and quickly review individual conductor layers.

You can customize the options in the *Visibility* pane from the Visibility Pane tabbed page. Classes added to the Visible Classes section become vertical columns on the *Visibility* pane. In the Visibility Pane Configuration section you can toggle between showing and hiding the parts of the *Visibility* pane. The sliders at the bottom of the form control the size and spacing of the color boxes on the *Visibility* pane.

Configuration settings altered on the left side of the following image are saved as User Environment settings and persist between designs and sessions. Layers added to the right side of the following image are design dependent and are not present on the *Visibility* pane when another design is loaded.

🔀 Color Dialog	ि 😵 🗶
Lavers Nets Display Favorites Visibility Pane	
Classes	Lavers
Vicible Classes	
	Layer Stackups PRIMARY
Plan Etch Via Pin Drc	Stiffener_Flex_1
	Adhesive_Stiffener_Flex_1
	Adhesive Flex 1
Available Classes	Soft_Gold_Flex_1
	Pastemask_Top
AntiEtch Bound BrdGeo Cavity CnsRgn Drawing Pkg KI Pkg K	Soldermask_Top
۲	Pastemask Int1
	Тор
	Int_1
	Flex_1
Visibility Pane Configuration	FIEX_2
Show Global Visibility	Route Keepin/Through All
Show View Selection	
Show Stackup Selection	
Show Conductors	
Show Planes	
Show Masks	
Button Size	
	J
OK Cancel Apply Reset Default	Help

## Stackup Customization

Layer stackups can be independently enhanced with the addition of subclass layers. Subclass layers added from the Layers tab are added to the Layer Stackup in view. The stackups illustrated in the following image are generated in the Cross Section dialog and are also viewable as individual entities on the Visibility pane on the canvas:

💥 Color Dialog	
Layers Nets Display Favorites Visibility Pane	
Classes Visible Classes BrdGeo Plan Etch Via Pin Drc	Layers Layer Stackups PRIMARY PRIMARY Stiffener_Flex_FLEX-1 Adhesive_Stiff FLEX-2 Coverlay_Flex_FLEX-3 FLEX-4 Adhesive_Flex_RIGID-1 Soft_Gold Flex RIGID-2
AntiEtch Bound Cavity CnsRgn Drawing Pkg KI Pkg KO PkgGe	Pastemask_Top Soldermask_Top Soldermask_Int1 Pastemask_Int1
Visibility Pane Configuration	Top Int_1 Flex_1 Flex_2

### **Stackup Viewing**

View layers of different stackups independently using the Layer Stackup drop-down list.



## **Global Visibility**

The ability to globally turn on or off the visibility of elements has been duplicated on the *Visibility* pane. You no longer need to launch Color Dialog for this.

Visibility		- 8 ×
Global Visibility:	On Off	Last
Views		•

## Mask Layers

Control of Mask Layers added in the cross section has also been added to the Visibility pane.

Visibility					-	- 5	×
Global Visibility:	On	0	ff			Last	
Views							•
Layer		<u>Plan</u>	<u>Etch</u>	<u>Via</u>	<u>Pin</u>	<u>Drc</u>	<u>All</u>
Conductors		1	1	1	1	1	1
Planes		1	V	V	V	V	<b>V</b>
🔽 Masks							
All Layers		V	V	V	V	1	1

### Layer Select Mode

When the *Enable layer select mode* option is selected at the bottom of the *Visibility* pane, the Conductors layer names change to HTML links. You can click a single link to view the

corresponding layer on the canvas or CTRL + click on more than one layers to view multiple layers.



## **Canvas Enhancements**

### **Customizable Toolbars**

Toolbars can now be customized and personalized. New, user-defined toolbars can also be added and custom scripts can also be assigned to an icon.

💥 Customize	? <mark>×</mark>
ToolBars Commands	
Select a toolbar to rearrange:	
Toolbar:     Setup	•
Grid Toggle	Add Command
Color/Visibility	Delete
🚰 Shadow Toggle	Move Up
🝰 Cross-section	Move Down
Constraint Manager	Reset
DFA Constraint Spreadsheet	
Design Parameters	
	Close

#### Status Bar – Show/Hide Selections

You can now customize your workspace by showing or hiding the sections along the status bar. A right-click menu along any portion of the bottom status bar now brings up the configurable selection dialog. Select or deselect the sections as required.



## **High Speed Interconnect Enhancements**

## Single Net Return Path Vias

**Licensing** - Requires Allegro PCB Designer (Highspeed Product Option). This is an Unsupported Prototype.

Return Path Via support for differential pairs was introduced in the SPB16.6-2015 release. Based on customer feedback, this functionality is now extended to support single net routing. To access the functionality, choose *Return Path Vias (Prototype)* from the pop-up menu on right-click from the *Add Connect* command.



Return Path Vias feature is available as a right-click option during Add Connect of a single net. It provides a quick way to add one return path via next to signal via during routing.



Before selecting one of the *Return Path Vias* options, set up the net and padstack to be used for the return path via. Default spacing is set to minimum.

You can select one of the following Return Path Vias options for a single net:

□ *None* – No return path via is added.

	1 Via – Adds	1 return path via	a next to signal via
--	--------------	-------------------	----------------------

💱 Return Path Via Setup			
Setup			
Return Path Net Assign net name j⁄ss	1 Via	Spacing mode Space X Angle Mirror-Geo	<ul> <li>Minimum</li> <li>User-defined</li> <li>0</li> <li>0.00</li> <li>1</li> </ul>
Parameter description Required Input. Select net to assign to the Return Path Vias.			
OK Cancel Help			

# **Tabbed Routing**

Tabbed routing is a new routing strategy in which trapezoidal shapes called tabs are added to parallel traces to control impedance in the pin field/breakout region, and crosstalk in open field region. This enables longer trace lengths and use of smaller trace spacing.

**Note:** This feature requires Allegro PCB Designer (High Speed Product Option). This is an Unsupported Prototype.

## Menu Location for Suite of Commands

Route – Unsupported Prototypes – Tabbed Routing

- □ Generate Tab
- □ Move Tab
- Delete Tab
- □ Analyze

The *Generate Tab* command generates trapezoidal tab shapes on trace segments for controlling impedance and crosstalk. Perform the following tasks to generate tabs:

- 1. Select the mode.
- 2. Specify tab size/pitch values under Parameters.
- **3.** Select cline segments to generate tabs.

🙀 Generate Tab	
ParametersSWtab[4.0LWtab7.0Ltab[4.5Ptab[15.0	Mode Interdigital 1 (ID1) Interdigital 2 (ID2) Pin Field (line) (PF1) Pin Field (arc) (PF2)
LWtab Ptab	Swtab Load Save Help
Parameter Description Interdigital 1: Outer Tab la side	nes only have tabs on one
Enter parameters then :	select cline segments

### Cadence Allegro and OrCAD: What's New in Release 17.2-2016 Allegro PCB Editor



# **Via Structures**

The create via structure command allows you to create two types of via structures – standard and high speed. There is also an option available to automatically export an XML file, which can be used to import/export via structure definition in other PCB/SiP database and Sigrity 3DEM (High Speed only).

**Note:** Requires *Standard Via Structure* option and is available with all Allegro layout editors. High Speed Via Structure requires Allegro PCB Designer (*Highspeed Product Option*).

### **Standard Via Structure**

- Menu: Route Via Structure Create Standard
- Target Use Model: Single net trace/via structures and Fan-out
- Supported Objects: Traces, Vias
- Connectivity: Need all vias to be physically connected (single net)

#### **High Speed Via Structure**

- Menu: Route Via Structure Create High Speed
- Target Use Model: Differential pair via transitions with Return Path Vias and custom plane voids
- Supported Objects: Traces, Vias, Static Shapes (no voids), Route Keep out
- Connectivity: Multi net
- High Speed Via structures must be placed similar to components



Standard Via Structure



High Speed Via Structure

PCB Editor now has the same via structure use model as Cadence SiP Layout. Via structures are no longer limited for use with *Create Fanout* in PCB Editor. Some new via structure commands added to PCB Editor include:

- □ Create
- □ Add
- □ Replace
- Replace Via with Via Structure
- □ *Redefine*
- Refresh
- □ Disband

# **Acute Angle Detection**

A suite of four angle based checks are introduced in 17.2 as Design Level DRCs. You can enable acute angle checks using *Setup– Constraints – Modes* menu and then selecting the *Design Modes (Acute Angle Detection)* tab in the *Analysis Modes* form. You can set the DRC mode to *On-line, Off*, or *Batch* modes.

Analysis Modes				X
Design Options	Design Modes (Acute Angle D	etection)		
Design Modes				
Design Options (Soldermask)	DRC modes	— On — Of	íf — Batch –	1
Design Modes (Soldermask)	Minimum Shape edge to edge angle:	• •		
Design Options (Acute Angle Detect	minimum shape cage to cage angle.			
Design Modes (Acute Angle Detect)	Minimum Line to Pad angle:	• •		
Design Modes (Package)	Minimum Line to Shape angle:	6. 0		
Electrical Options	Minimum Line to shape angle.	- 19 - 19		
Electrical Modes	Minimum Line to Line angle:	• •		
Physical Modes	-			

Acute angle DRC check values are set using *Setup – Constraints – Modes* command and then selecting *Design Options (Acute Angle Detection)* tab in the *Analysis Modes* form. The default values for this check are set to 90 degrees, but may be set to any angle between 0 and 90 degrees.

Analysis Modes		×
Design Options	Design Options (Acute Angle	Detection)
Design Modes		
Design Options (Soldermask)	Minimum Shape edge to edge :	90
Design Modes (Soldermask)		45
Design Options (Acute Angle Detect	Minimum Line to Pad angle :	90
Design Modes (Acute Angle Detect		
Design Modes (Package)	Minimum Line to Shape angle:	90
Electrical Options		,
Electrical Modes	Minimum Line to Line angle:	90
Physical Modes		
Spacing Options		

When an Acute Angle DRC is viewed, the DRC marker contains the characters AA to identify the DRC as an Acute Angle violation.

The Acute Angle DRC Checks include:

- <u>Minimum Shape Edge to Edge</u>
- Minimum Line to Pad Angle

- Minimum Line to Shape Angle
- Minimum Line to Line Angle

### Minimum Shape Edge to Edge

The copper shape outline has an acute angle of less than the angle specified.



## Minimum Line to Pad Angle

Cline to pad entry has created an acute angle of less than 90 degrees.



## Minimum Line to Shape Angle

The cline to copper shape intersection has created an acute angle of less than 90 degrees.



## Minimum Line to Line Angle

The cline to cline intersection has created an acute angle of less than 90 degrees.



# Drill Hole DRC

Drill Hole checks were introduced in 16.2 to support the unused pad suppression feature at that time.

In 17.2, a new *Spacing Options* section is added to the *Analysis Modes* menu to host a toggle control for this purpose. The option is labeled *Check holes within pads*.

When the toggle is ON, drill-hole checks are run using the drill hole explicitly. The presence of pads associated with the drill hole is not relevant in this mode of the DRC calculation and the drill is checked whether or not a pad is present.

When the toggle is OFF, the drill-hole checks are only relevant when the pad is suppressed or undefined exposing the bare hole. This is the default configuration and is compatible with previous releases.





## **IDX Enhanced Features**

The 17.2 release exposes enhanced feature support in the EDMD Schema (IDX). These features are supported by the IDX format, but may not be supported by the specific MCAD tool in the your environment.

# Important

Before enabling these features, verify with your MCAD provider which features are supported by their tools.

The supported enhanced feature set includes:

- User Preference Settings
- IDX Properties
- Component Symbol Support
- User Defined Layer and External Copper layer Support
- Hole/Slot support
- IDX Compare Utility

## **User Preference Settings**

To enable the enhanced IDX features, the user preference setting

*idx\_enhanced\_features* must be enabled in the *User Preferences – Interface – IDX* category. The enhanced features defined in this section should be confirmed with the MCAD vendor before proceeding.

🚽 🛅 My_favorites 🛛 🔺	Preference	Value	Effective	Favorite
🕀 🧰 Display	auto_set_object_ownership		Command	
⊡ ⊕ ⊡ Drawing	idx enhanced features		Command	
Ele management	idu innere ande heinkt		Command	
	iux_ignore_comp_neign		commanu	-
🗄 🧰 Interactive	idx_ignore_part_number		Command	
🗄 🧰 Interfaces	idx_place_bounds_bottom	CE_BOUND_BOTTOM	Command	
DXF	idx_place_bounds_top	PLACE_BOUND_TOP	Command	
	idx_set_default_version_1.2		Command	
PC2581				

The IDX Out function indicates if the *STANDARD* or *ENHANCED* mode is defined in the user preferences setting in the upper right corner of the export form.

🙀 IDX Out - Increm	ent		🐉 IDX Out - Incren	ient	
IDX feature mode:	STANDARD 💌	?	IDX feature mode:	ENHANCED 🔽	?

## **IDX Properties**

The following new properties were added to support the new or enhanced features for IDX:

Package\_Offset\_Bottom, Package\_Offset\_Top (Board Drawing Properties)

Each of these properties uses a value that offsets the component height across the surface of the board to typically account for paste mask thickness. The property value is added to the component include, PACKAGE\_HEIGHT\_MIN and PACKAGE\_HEIGHT\_MAX, height property or default height values when the exporting IDX. When assigned, the offset is also applied to the Symbols when DRC height checks are active.



April 2016

The PACKAGE\_OFFSET\_TOP sets the top offset, and the PACKAGE\_OFFSET\_BOTTOM sets the bottom placement offset value. The values are independent of each other.

Edil Property		
Available Properties: Mode, Pin_Co., Concurption, Spacing Mode, Pin_Co., Week, Pin, Spacing Min Son, Lenuth Neta, Ser Tim, Schemask, Nodr, Ser, Fin, Schemask, Nodr, Ser, Fin, Schemask, Nodr, Ser, Sharing Pasker, Skaring Horver, Statistical Pasker, Seating Hy, Vola, Unional Set Hy Ulas, Linasked Devising Id Devising Id Devising Id	Delete Proposty Sys_Conig_Name Board_Thiskness Upard Thiskness Tolerance 11.;	Value
04 Carcol Holp	Reset Apply Show w	
Enter a number in the value field, by leave blank, to	; ignore,	đ

■ IDX\_OTHER\_OUTLINE (filled, non-filled shapes)

This property can be assigned to any user-defined shape to exchange the shape with the MCAD tool. This property allows a bi-directional exchange of the shape if the user-defined shape is not originally defined in the MCAD tool.

■ BOARD\_THICKNESS\_TOLERANCE\_PLUS (Board Drawing Property)

This property value can be assigned in the IDX Out form. The value defined in drawing units passes a plus tolerance of the overall board thickness as an attribute in the IDX data

file to the MCAD tool. This value does not impact any data within the board drawing database.

🛃 IDX Out Baseline	:	
k¢ IDX (⇔tueno re	FNHAN(FD 💌 🍳	
Ou:pu: file name:	D:/EDMD_DEMO-NX/teol.dk	
Dexyniversion	1	Explore Company File
Source identification	allogra 170	Ekper: User Layers
Finand thickness tolera	neglus And	
Export life:	-itici _ plions	
Re-baseline:	ReBassline Clear IDV/ Dista	
Export	Viewlog Uose Hep	

## **Component Symbol Support**

Multiple Height Export

Enhanced IDX support for symbols in Allegro PCB Editor 17.2 includes the export of multiple PLACE\_BOUND\_TOP/BOTTOM defined in the package symbol. Previous exports of IDX (as well as in IDF) combined all package boundaries into one unified geometry, and then appended the maximum height value. For enhanced IDX, each geometry and associated height values are exported individually within the package symbol definition.



Pin One Identification

Enhanced IDX support for symbols in Allegro PCB Editor 17.2 includes the export of pin one identification. If a component is exported, and the PKG\_PIN\_ONE property is

assigned to pin one of the package symbol, the pin location is passed with a pin one attribute to assist in the identification of the primary pin location. The pin one identifier may be used to verify placement orientation between the ECAD and MCAD libraries.

If the package symbol export to IDX does not contain the PKG\_PIN\_ONE property, the export utility uses a pre-defined selection method to determine the primary pin. The order of pin one selection is defined by the pinOneCfg.txt file located in the installation\_directory.

## **User Defined Layer and External Copper Layer Support**

Enhanced feature support for IDX in the Allegro PCB Editor 17.2 release includes the ability to import and export user-defined layers and subclasses.

■ User-Defined Layer Export

Designs often require multiple layer export of different materials and structures which are not represented by conductor or dielectric features in the exported IDX data. Proper

representation of this data requires a mapping feature to identify what Allegro Class	s/
Subclasses are associated with the MCAD tool set.	

	🙀 IDX Out - Baseline		_ <b>_</b> X
	P% D≪feature i oda	ENHANDED 💌 🔹	
	Job, the name	DIVEDMDI DEMUKSMestridx	-
	Design persion	1	Export Compare Tie
	Source contraction:	/logn_170	Eshcit Histri Layote
	Board th dances folgra	nce plus  0 mi	
	E-port fitter:	Fiter Options	
	Helusveina.	He-Saveline Cear DXData	
	L •por:	Viewlog Lice lep	
-			1-1
7	IDX Out for User I	avers	_ <b>_</b> X
<b>7</b>	IDX Out for User I - User Layer Specilio	cations	X
<b>*</b>	TDX Out for User I — User Layer Specifi ID> file:	cations	× □
<b>7</b>	TDX Out for User I = User Layer Specilia ID≻ file:	ayers	× □
<b>7</b>	IDX Out for User I User Layer Specifi ID> file: Layer conversion	avers	×
7	IDX Out for User I = User Layer Specifi ID≻ file: Layer conversion	AVPIC	×
	<ul> <li>DX Out for User I</li> <li>User Layer Specific</li> <li>ID≻ file:</li> <li>Layer conversion</li> <li>✓ Export external a</li> </ul>	aver traces as outlines	×
<b>7</b>	IDX Out for User I ■ User Layer Specific ID> file: Layer conversion ■ Export external a	aver traces as outlines	×
<b>7</b>	<ul> <li>DX Out for User I</li> <li>User Layer Specific</li> <li>ID≻ file:</li> <li>Layer conversion</li> <li>✓ Export external a</li> <li>Export</li> </ul>	Close	X

One of the most common requirements is the export of traces or etch data to be passed from the Allegro layout to the MCAD tool. Other feature layers, such as adhesive layers, plating layers, and so on are requested as well. The mapping feature available in the IDX Export tool allows you to define Class/Subclasses associated with the MCAD tools
layering requirements. Multiple Class/Subclass layers may be associated with the MCAD
layer. The mapping feature is similar to the existing DXF mapping features.

IDX 0	al Edil Layer Conversion	File		×
🗖 Sele	otal Ulaschiter: [4]	💌 Subplass (ker: 🏼 🏜	-	
Selec.	Classo	Sul dea	DMIeya	
7	ANA YO S	MEDI IM2_ICOCONTOLIO	-	· 🔺
	ANALYO D	MEDIUM I_ISOCONITOUN		•
	ANALYO D	LOW_ISOCONTOUR		• 📖
	LAUKAGE U EUMU HIM	95 EMASK DUTTUM		- E
	FAUKAGE BEUMETRY	PAS EMASK UP		
	HACKAGE GEUMETRY	MUDULES		
	FACKAGE GEDMETRY	DISFLAT_BOTTON		
1	FACKAGE GEDMETRY	DISFLor_TCP		18
	FACKAGE GEDMETRY	SOLDERMAS(_SOTTO~	E-LBCTTOM .	12
Г	EACRAGE GEDRATEY	SOLDERMAS (_TOF	-	
Г	EACKAGE GEDMETRY	RUDATEE	AL_MASK_BOTTOM	18
٦	EACMAGE GEOMETRY	S NETREEN_EDITION	AL_MASK_TOP	-
- Mars a	elacted texts		SM_SUTTUP	
- urfræ	ris inat inalia			۰.
L D	se layer nameo ger erated ho	o - claos and cubulaso nameo 👘 🔲 Subclass	mane vity Time Televec Layers	
l a, er	4LLMASK_RETTIN	•	Bestore ayer Visibility	
		Unitap Now DA layer		
🗹 luck	de external oupper layers (p	ath, bazev, shapev)		
CI:	Dorrd		Han	

# Important

Recognizing that the exchange of etch exported to the IDX file will result in a very large IDX file, and the potential of managing an extreme number of etch objects being altered, the exchange of conductor/etch is driven by ECAD to MCAD, with no collaboration capability.

Also, only those IDX layers which are mapped to the CLASS/SUBCLASS layers are exported to a new baseline IDX file. Specific etch shapes initially created by the MCAD tool may be imported and collaborated upon only if initiated in this manner.

■ User-Defined Layer Import

Import of user-defined layers is facilitated through IDX data using the same mapping tool that is used while exporting. The MCAD layer name defined in the mapping file must match the MCAD layer name in the IDX file. The geometric data contained on that layer is then added to the CLASS/SUBCLASS identified in the mapping file. The layer is

mapped with the first mapped instance found in the <code>ecad\_mcad.cnv</code> file. MCAD layer cannot be mapped to multiple CLASS/SUBCLASSES

Sample	view	of a	Mappi	ng file:

#CLASS!	SUBCLASS!	IDX_LAYER!
#		
BOARD GEOMETRY!		
	SOLDERMASK_BOTTOM!	SM_BOTTOM!
	SOLDERMASK_TOP!	SM_TOP!
PACKAGE GEOMETRY!		
	SOLDERMASK_BOTTOM!	SM_BOTTOM!
	SOLDERMASK_TOP!	SM_TOP!
PIN!		
	SOLDERMASK_BOTTOM!	SM_BOTTOM!
	SOLDERMASK_TOP!	SM_TOP!
VIA CLASS!		
	SOLDERMASK_BOTTOM!	SM_BOTTOM!
	SOLDERMASK_TOP!	SM_TOP!
ETCH!		
	TOP!	ETCH_TOP!
	BOTTOM!	ETCH_BOTTOM!
PIN!		
	TOP!	PAD_TOP!
	BOTTOM!	PAD_BOTTOM!
VIA CLASS!		
	TOP!	PAD_TOP!
	BOTTOM!	PAD_BOTTOM!
#END		

#### **Hole/Slot Support**

Padstacks defined with rounded or rectangle slotted holes are exported as slots in the enhanced capabilities of the IDX Export function.

## **IDX Compare Utility**

The exchanging of ECAD/MCAD data during the design process often requires many files, and many different versions of files. There is a risk of missing the import/export of file data during the collaboration process. An incorrect file might be imported rendering the ECAD and MCAD design going out-of-sync. Based on the IDX collaboration process, the ECAD and MCAD current states can be compared to verify synchronization of the two databases. There are two options in this verification process depending upon the capabilities of the MCAD tools:

■ Allegro IDX MCAD baseline import

- Allegro IDX Export for Compare
- Allegro IDX MCAD Compare (Allegro Compare)

The current state of the MCAD tool is compared with the current state of the Allegro database. The comparison produces a log file and two incremental files if any differences exist. This process requires the MCAD tool to export a baseline file that maintains the current IDX identifiers. The incremental file created represents the differences between the two tool sets. When the differences are imported, you can run the Compare utility again for the final validation.

■ Allegro IDX MCAD Compare (MCAD Compare)

If the ECAD/MCAD databases are to be compared in the mechanical tool, a special baseline file can be created for the current state of the Allegro drawing. When a typical baseline file is created from the Allegro database, all records of past modifications, and special object labeling are reset to new values. Creation of standard baseline data for comparison leads to incorrect results. Allegro can export a baseline specifically for comparison without impacting any of the changed states or history on all previous collaboration since the last baseline. This exported file is targeted for use in comparisons only, and should not be used as a standard baseline.

# OrCAD Layout Footprint Libraries Added to PCB Editor Libraries

In release 17.2, OrCAD Layout footprints have been translated and integrated with PCB Editor. These footprints are available in the <installation\_directory>/share/pcb/pcb\_lib folder.

The integrated footprints belong to different categories, some of which are listed:

- Block Connectors
- Ball Grid Arrays
- GLCC
- D-Connectors
- Dimm Edge Fingers
- Dimm Sockets
- DIN Connectors
- DIP 100 (Buttmount and Standard)

- D-Sub Connectors
- D-Sub High Density Connectors
- Edge Connector Sockets
- Future Bus Connectors
- PC/104
- PCI
- Ploar/Friction Connectors (.100 and .156)
- Pin Grid Arrays
- PLCC
- Gull-Wing Quads
- Gull-Wing Bumpered Quads
- Relays
- RF Connectors
- Sbus Connectors
- SIMM Edge Fingers (0.50 and .100)
- SIMM Sockets (0.50 and .100)
- SIP's
- SM Discrete Components
- SM SO Gull-Wing Families
- SM SO J-lead Family
- Telecomm Connectors
- TM Axial-Lead
- TM Capacitors
- TM Cylindricals
- TM Diodes
- TM Discs
- TM Radial-Leaded

- ∎ TO's
- Variable Resistors
- Wall/Shroud Connectors .100
- ∎ XT
- ZIGZAG .100 Staggered Rows

# **Database and Misc Enhancements**

- Metal Usage Report
- Refresh Symbol Maintain Padstacks
- Performance Improvements
- New Variables
- <u>New Properties</u>
- Modified Properties
- Skill Enhancement
- Import Logic Enhancement
- Design Length Enhancement
- Material Name Length Enhancement

## Metal Usage Report

The APD/SiP-based metal usage report is now available in PCB Editor in *Tools* menu.

7	Metal Usage Re 🗖 💷 🗾 🗾							
File I	Name: metal_usage.rpt							
0	C Use board outline							
(	Select window region							
0	Select symbol							
6	Select shape							
6								
	nclude ratio table for selected layers							
×	<all layers=""></all>							
×	SOLDERMASK_TOP							
×	ТОР							
×	IN2							
×	GND1							
×	IN4							
×	GND2							
×	IN6							
×	IN7							
×	воттом							
•	4							
Write report View report								
F	teport Close Help							

#### **Refresh Symbol – Maintain Padstacks**

A new refresh symbol option, *Keep design padstack names for symbol pins,* is now available to maintain design padstacks. This behavior is also supported by using the -k option when running the command in batch.

对 Update Modules and Symbols		×
Select definitions to update:		
Modules     Place replicate modules     Place symbols     Mechanical symbols     Shape and flash symbols     Other symbols		
or enter a the containing a list or sympolis:	_	
Keep design padstack names for symbol pins		
Update symbol padstacks from library		
Reset symbol text location and size		
Reset customizable drill data		
Reset pin escapes (fanouts)		

#### **Performance Improvements**

- CPU-intensive applications see a performance gain between 10-20%.
- Import logic (netrev) for very large pin count devices (>2k pins) is much faster compare to previous releases.

#### **New Variables**

■ *idx\_enhanced\_features* - Enables enhanced IDX features.

#### **New Properties**

 BOARD\_THICKNESS\_TOLERANCE\_PLUS - Adjusts the overall board thickness in the IDX flow.

- IDX\_OTHER\_OUTLINE Allows a bi-directional exchange of the shape if the userdefined shape is not originally defined in the MCAD tool.
- PACKAGE\_OFFSET\_TOP and the PACKAGE\_OFFSET\_BOTTOM Uses a value that offsets the component height across the surface of the board to account for pastemask thickness.
- NO\_PCB\_BUNDLE Set on a NetGroup/bus object, it prevents creating/updating bundles and visibility objects. The property is controlled by Constraint Manager – Properties – Ratsnest Bundle Property table, *Disable Automatic Ratsnest Bundle* column. *On* option selected for a group implies that the property is set.
- IGNORE\_SHAPE\_ISLAND Applied to etch rectangles or shapes to suppress their reporting in the shape island report or the delete island command.
- BONDFINGER\_DRC\_DISABLED Applied at design level in ICP designs (.mcm and .sip) to disable bondfinger DRC checks.
- DOGBONE\_FANOUT Set to an Allegro component and forces Specctra to apply dogbone fanout pattern to it. This property is usually applied to BGAs with irregular pin matrix.
- PKG\_PIN1\_ORIENTATION Used in the IDX flow. This property can be assigned to a pin in the symbol editor. It defines pin 1 to the MCAD system. By default, Allegro PCB Editor uses the pinOneCfg.txt to identify pin 1 by its name.
- MARKING\_USAGE Applied to rectangle, filled rectangle, shape, figure, and line. This property is used in IPC2581 Export and indicates the marking usage for the package geometry.
- ASI\_MODEL Applied to component instance and definition, this property is used to pass model assignments to Cadence Sigrity applications through new integrated translator.
- DYN\_FILL\_XHATCH\_CELLS Controls how aggressive dynamic shapes fill partial crosshatch opens. Normally this is set via the global dynamic shape dialog or on the instance base shape dialog.
- DYN\_FIXED\_THERM\_WIDTH\_ARRAY Allows by layer control of a pin or via's thermal line width. This property suppresses Min Line Width DRC errors for thermal clines in dynamic shapes.
- DYN\_OVERSIZE\_THERM\_WIDTH\_ARRAY Allows by layer control of thermal width overrides. This property specifies the width of the connect lines added as thermal relief. The width of the reliefs should be less than or equal to the width of the hatch line to which they connect.

- DYN\_FIXED\_THERM\_WIDTH\_ARRAY Allows by layer control of a pin or via's thermal line width. This property suppresses Min Line Width DRC errors for thermal clines in dynamic shapes.
- DYN\_CLEARANCE\_OVERSIZE\_ARRAY Allows by layer control of a pin or vias dynamic shape voiding. This property overrides the value in the Oversize values field in the Clearances tab in the Shapes Instance Parameters dialog, and increases the clearance around the specified element. The value is a positive design unit. Negative oversize is not supported.
- REVISION\_ID Set on the root design, symbol definition and padstack. This property is added for future work and currently is not in use.
- ADJACENT\_LAYER\_KEEPOUT\_ABOVE Applies to pins and vias this property works in conjunction with the adjacent keepout pad type built into padstacks. The property controls the number of layers above the start of a pin or via that a route keepout should be generated.
- ADJACENT\_LAYER\_KEEPOUT\_BELOW Applies to pins and vias this property works in conjunction with the adjacent keepout pad type built into padstacks. The property controls the number of layers below the end of a pin or via that a route keepout should be generated.
- PINS\_ALLOWED Applies to shapes or filled rectangles that are route keepouts this property permits pins within the keepout.
- NODRC\_SYM\_SHAPE\_SOLDERMASK Applies to root design, symbol instance and symbol definition. When present, inhibits mask to shape DRC against any shape within a symbol. Suggested model is to assign it in the symbol editor to its design root, so that it inhibits these DRCs when the symbol is placed in a design.
- PIN\_GLOBAL\_FIDUCIAL Applies to pin that uses a fiducial padstack. This property indicates that a pin is a global fiducial and is used in IPC25281 output to meet the standard.
- IDX\_FEATURE\_MODE Applies to a root design, this property specifies the mode of the IDX export as STANDARD or ENHANCED.

## **Modified Properties**

- DYN\_OVERSIZE\_THERM\_WIDTH Cannot be applied to pins or vias now.
   DYN\_OVERSIZE\_THERM\_WIDTH\_ARRAY replaces this property for pins and vias.
- DYN\_FIXED\_THERM\_WIDTH Cannot be applied to pins or vias.
   DYN\_FIXED\_THERM\_WIDTH\_ARRAY replaces this property for pins and vias.

- DYN\_THERMAL\_CON\_TYPE Can now be applied by layer or layer type.
- DYN\_THERMAL\_BEST\_FIT Can now be applied by layer or layer type.
- DYN\_MIN\_THERMAL\_CONNS Can now be applied by layer or layer type.
- DYN\_MAX\_THERMAL\_CONNS Now applies to subclass design unit array.
- LIBRARY\_PATH Supports padstacks in addition to symbols. If it is not set, either the padstack was created in pre-17.2 Allegro PCB Editor or was created within the design (brd, mcm, sip or dra).
- NODRC\_SYM\_PIN\_SOLDERMASK Can now be applied to symbols to suppress soldermask DRCs. The use model is to build it into the footprint - apply at design level in symbol editor.
- NODRC\_SYM\_PIN\_PASTEMASK Can now be applied to symbols to suppress pastemask DRCs. The use model is to build it into the footprint - apply at design level in symbol editor.
- DYN\_CLEARANCE\_TYPE Can now be applied by layer or layer type.
- DYN\_CLEARANCE\_OVERSIZE Not supported on pins or vias. DYN\_CLEARANCE\_OVERSIZE\_ARRAY replaces this property.
- VERSION\_ID Can now be applied to padstacks.
- DYN\_FIXED\_THERM\_WIDTH Not supported on pins or vias. DYN\_FIXED\_THERM\_WIDTH\_ARRAY replaces this property.
- VOID\_SAME\_NET Can now be supported on etch shapes and etch filled rectangles.
- IC\_DESIGN\_NET\_NAME Can now support rectangle, fill rectangle, and shape.
- IDX\_EXCLUDE Can now support Generic groups.
- PKGDEF\_ALT\_STEP\_FILE Can now be applied to component definition and symbol instance defines the mapped STEP model for the package
- PKGDEF\_ALT\_STEP\_TRANSFORMATION Can now be applied to component definition and symbol instance defines 3D transformation between the mapped STEP model and the package.

#### Skill Enhancement

New Skill APIs are available, documentation has also been updated to reflect APIs added during the 16.6 QIRs.

#### Import Logic Enhancement

Xnets now getting dynamically updated when Signal Model changes, that is import logic. As a result makes Xnets outdated.

## **Design Length Enhancement**

The default internal name length for new designs has increased to 255. It was 32 prior 17.x.

#### Material Name Length Enhancement

Material names length has increased from 19 to 250 characters.

# **Productivity Enhancements**

The following list of features have been moved from the High-speed and Miniaturization product options to the Allegro PCB Editor base product.

- <u>Backdrilling</u>
- Differential Pair Dynamic Phase Control
- <u>Highlight Segments Over Voids</u>
- Spread Lines between Voids
- Via-Via Line Fattening
- Contour Routing

## Backdrilling

Today's high-speed serial I/O technology presents new challenges for hardware engineers. Passing high frequency signals over a backplane requires minimizing the effect of plated through hole (PTH) stubs. This can be done by using the full length of the barrel for signal layer transitions, thus keeping stubs to a minimum, the use of buried or blind vias, or through a Board Fabrication process called Backdrilling.

Backdrilling in the Allegro PCB Editor is a flow application. Nets targeted for potential backdrilling require the property backdrill\_max\_pth\_stub. The value of this property, which can be applied at the schematic level or inside the PCB Editor, is the maximum allowable vertical stub in units of length.

A setup and analysis GUI provides the controls for pass setup and analysis results. Pass setup can be system or user-defined and includes:

- Side of PCB (top, bottom, both)
- Object type (pin, vias, both)
- User Defined Layer Configurations
- System calculated Drill Depth

5	Backdrill Setup and Analysis									
ľ	Backdrill Pa	sses								
	+	Enable	Erom Side		Objects		Passas	Telaver		Depth
	#	Enable	FIGHTSIDE		Objects		Fasses	TULayer		Depin
	1		Тор		Pins&Vias		9	All layers		<b>▲</b>
	2		Bottom		Pins&Vias		9	All layers		
	3	×	Bottom	Ŧ	Pins&Vias	-	1	LAYER_8	-	36.50
	4	×					2	LAYER_5	-	72.10
	5	×	Тор	Ŧ	Pins&Vias	-	1	LAYER_3	-	28.50
	6	×					2	LAYER_8	Ŧ	90.50

Graphic feedback in the form of code flags assist in the identification of violations, such as testpoint conflicts or remaining stub violations. A detailed log file provides general analysis information about pass setup, drilling, and remaining violations. Manufacturing output is

enabled by a new option in both the NC Drill and Legend Parameter Forms. Each backdrill pass is represented by a unique drill legend and nc drill file.



**Note:** For more information on backdrilling, refer to the Best Practices paper available on the Cadence Online Support website.

## **Differential Pair Dynamic Phase Control**

Differential Pair technology has evolved where more stringent checking is required in the area of phase control. This is evident on higher data rates associated with parallel buses, such as QPI, SMI, PCI Gen 2, DDR, QDR, and Infiniband. The differential pair technology sends opposite and equal signals down a pair of traces. Keeping these opposite signals in phase is essential in assuring that they function as intended. As the current Static Phase is limited to a one-time check across the entire Driver-Receiver path, a new Dynamic Phase check is introduced that performs phase checks at bend point intervals across the differential pair. The check is designed to meet the guidelines suggesting the path lengths of the true and complement signals within the differential pair must differ by no more than x mils along the entire path of the net. If at any point on the net, the skew between true and complement

exceeds x mils, this mismatch needs to be compensated within y mils. Representative values for x and y might be x = 20 and y = 600.



#### Setting the Dynamic Phase DRC

The constraint set associated with differential pairs supports both static and dynamic phases. The margins of each constraint can be set independently using length or time. The Max Length (running skew) constraint is limited to length only.

Uncoupled Length		Static Phase	Dynami	c Phase	Min Line		
Cathor Control	Max	Tolerance	Max Length	Tolerance	Spacing	Primary Gap	Primary Width
Gauler Condion	mil		mil	(	mil	mil	mil
*	*	*	*	*	*	*	*
					0.00	0.00	5.00
Include	300.00	5 mil	600.00	20 mil	5.90	6.00	6.00

#### Terminology

- Static Phase Tolerance: A one-time check from Driver to Receiver comparing lengths or delay of each member. If a Driver cannot be determined, the check is performed across the longest path of the pair.
- Dynamic Phase Tolerance: Etch length of each member is compared at each bend point interval across the Driver-Receiver path of the differential pair. Etch length is always measured back to the Driver pins.

■ *Dynamic Phase Max Length:* Also called running skew. When specified, the differential pair is permitted to exceed the phase tolerance constraint for a contiguous etch length of less than or equal to the value of Max Dynamic Phase Violation Length.

#### **Dynamic Phase DRC Graphics**

Similar to how uncoupling is reported, a pseudo segment highlights the path of the differential pair that is out of phase. The highlighted segment is placed between the members. A DRC marker (D-Y) is located at the point where the differential pair first goes out of phase with respect to Driver pin location. In other words, the marker is closer in proximity to the Driver, not the Receiver pins. Only 1 DRC marker is located on the differential pair, even if there are multiple instances of phase violations. Cross hair figures are placed at bend intervals and are located on the longer of the 2 members. Hover over the cross hair to get phase mismatch feedback in the form of a datatip.



#### Driver Pin Display

Differential Pair Driver pins can be identified by enabling the setting *Diffpair Driver Pins*. This setting is located in the *Setup – Design Parameters – Display* section. A pin must have its pin use code set to OUT for a Driver symbol to appear.

**Note:** A pin use code of OUT is not necessary for the Phase DRC to work. The DRC code randomly determines a driver source in an ambiguous situation.

#### Adding Phase Compensation

One of the methods used to address the phase mismatch involves adding small bumps to the shorter member. This can be accomplished using the *Delay Tune* command. When the command is invoked, adjust the tuning options to the preferred style; select the differential pair route and then right-click to choose *Single Trace* mode to tune the shorter member.

Another method to address phase mismatch involves creating opposite bends as part of the route path. This method keeps the pair coupled in a more natural manner and keeps uncoupling to a minimum.



## **Highlight Segments Over Voids**

To ensure a continuous loop of return path current, signal traces must reside over an uninterrupted copper plane. Even traces overlapping pin voids can cause disruption of current. Violations are traditionally detected by visually scanning the design, layer by layer, as a post-route process.

The *Segments Over Voids* command detects cline segments crossing adjacent plane layer voids. These voids can be antipads, split plane gaps, or manually created voids. All segments in violation become permanently highlighted along with the respective void based objects. A descriptive report sorts each violation by layer and differentiates segments crossing voids from ones with partial plane coverage.

A user preference variable, *sov\_spacing*, provides global behavior for the spacing criteria used. A negative value allows segments to overlap voids by that distance. This may be necessary to suppress violations in sub 1MM pitch BGAs. A positive value is the minimum allowable spacing to edge of the void. The command is located in the *Display* menu and operates on all layers and logical nets by default; DC nets are not processed. To operate only on the active layer, set the variable *sov\_active\_only*. To operate only on selective nets,

apply the property *sov\_check* to the respective nets. The user preference controls are located in the SOV category of the User Preference form.



## **Spread Lines between Voids**

The *Spread Between Voids* command provides a semi-automatic solution to spread channel based clines with respect to adjacent plane layer voids. Used in combination with the new *Segments Over Voids* command, *Spread Between Voids* requires the selection of two pin or via objects that comprise a channel. If the channel consists of a single cline, the cline is centered between the pin/via based objects. If two or more clines make up a channel, the clines is spread evenly away from the adjacent layer plane voids.

The *Spread Between Voids* command is located in the *Route – Resize/Respace* menu. The application works on the active layer and comes with a parameter option, void clearance.



## Via-Via Line Fattening

A post route task associated with HDI Design involves increasing the line width between two tangent vias. This is done to remove the acute angle formation at the junction. A batch utility *Via-Via Line Fattening* located in the *Route – Resize/Resize* menu is available to increase line width between vias based on a user-defined edge to edge clearance. The algorithm determines the line width based on the smaller of the two vias. Options are available to waive impedance or the resultant max line width DRCs. It is advised to run this utility near the end of the design process as it is not possible to perform a reset of line width.



Line Fattening between Tangent Vias

## **Contour Routing**

Routing a bus across the Flex section of a Rigid-Flex design in most cases involves the use of curved corners. Aligning the angle of the route to the corner radius is not always intuitive, especially on non-90 degree bends. Ideally one would like to simply guide the route following the contour of the outline or an existing Connect Line. Available in both single and multi-routing modes, contour hugging locks the current route to either the route keepin or an adjacent cline. When in the *Add Connect* command, use the context-sensitive menu to access the Contour options. An optional *Extra Gap* field is provided to increase the clearance to either contour element. Close the form and select the highlighted element, and

then guide your cursor along the contour element path. Click to release the contour hug and resume normal routing.



# **RF PCB Enhancements**

In 17.2-2016 release, several enhancements have been made in RF PCB to increase productivity in the following areas:

- <u>RF Status Display Enhancements</u>
- Clearance Initialization Enhancements
- Cross-probing between Schematic and Layout Enhancements

## **RF Status Display Enhancements**

To view any change in RF components between schematic and layout, the status command has been enhanced to display RF Status in the *Status* dialog also.

A new tab *RF Status* has been added to the *Status* dialog, which is visible only if the *RF/ Analog* option is enabled.

🖓 Status	- • -
Statu: RF Status	
Impart Logic from "pyckyged" folder	
be/Cross_Probe/worklib/mixer_module/packaged/	Load
Click Refresh button to get RF status.	
Changed Status Count	
Unplaced Components: 0/0	0.00 %
Changed logic nets: 0	
Components with changed parameters: 0/0	0.00 %
Components with changed RF type: 0/0	0.00 %
Components added: 0/0	0.00 %
Components deleted: 0	
OK Refresh	Help

Using this new options, you can compare the schematic and physical design data and view the changes. A detailed report is displayed for every change if you click the color box.

For more information, see <u>*Displaying RF Status</u>* in Allegro User Guide: Working with RF PCB.</u>

## **Clearance Initialization Enhancements**

In 17.2, the clearance initialization setup has been integrated with the initialization command. A new option is also provided with the rf\_ac\_init command to enable the editing of global clearance settings.

Options					
Group Asymmetrical Clearances					
Cleara	nce Settings:				
	Layer	Offset			
	TOP	0.13	*		
	INT2	0.13			
	INT3	0.13			
	INT4	0.13			
	INT5	0.13			
	INT6	0.13			
	INT7	0.13			
	3V3	0.13			
	GND	0.13			
	BOTTOM	0.13			
			Ŧ		
Transmission Line Clearance mode					
Sidewark Surrounding					
1	Display Transr	nission Lines	J		
			_		
Override global clearance settings					

For more information, see Allegro User Guide: Working with RF PCB.

## **Cross-probing between Schematic and Layout Enhancements**

The rf\_autoplace and rf\_change commands now support cross-probing between the schematic and the layout in the component selection stage.

On selecting a component or pin by clicking at the schematic canvas, the corresponding symbol is also selected in the layout editor and in the *Options* tab.



For more information, see Allegro User Guide: Working with RF PCB.

# Cadence SiP Layout and Allegro Package Designer (APD)

This section describes the new features and enhancements in Cadence® SiP Layout and Allegro® Package Designer (APD) in Release 17.2-2016.

- Support for Two-sided Components on page 142
- Padstack Enhancements on page 144
- Enhancements in Symbol Spreadsheet on page 146
- <u>3D Viewer DRC Report Lists Net Names with Conflict</u> on page 148
- <u>Configuring Wire Bond Heads-Up Display</u> on page 148
- <u>Color Dialog Enhancements</u> on page 93
- <u>Color and Visibility Enhancements</u> on page 150
- <u>Via Structure Enhancements</u> on page 151
- Adding Arrays of Bond Wires on page 153
- <u>Creating Bounding Shape</u> on page 155
- Including Scribe Dimensions of Dies on page 155
- Including Wire Length Summary in Wire Bond Report on page 156
- Including Data Type in Subclass Name while Importing Streams on page 156
- <u>Unsupported Prototype Feature: Advanced WLP Capabilities</u> on page 157

# **Support for Two-sided Components**

In 17.2-2016, you can now easily add die components with pads on multiple layers. The entire flow, starting from the creation of two-sided die components to editing and routing these components, has been updated for a seamless experience.

The following sections explains the major changes that have been made to enable two-sided die component support in the packaging flow.

## **Die-stack Editor Changes**

WE DIE SLOCK LUILE	or							• 💌
Die stack name: 🛛	DIESTACK1 -die Stacks	▼ Re	ename				Ļ	
- Stack Placement								
Substrate locatio	on: SUBSTRA	TE TOP						
Sits on layer:	SURFACE	•	]				_	
Cavity top layer:			1		SUBSTRAT	TE TOP		
Cavity edge clea	arance: 0 UM							
Expansion per la	ayer: OUM							
<b>N</b>	100.004							
Die stack height	:: 120.0M							
Move	Save as Defau	lts		Report Laund	sh 3D viewer	View Orientatio	on: SOUTH	•
Die stack membe	rs:							
	I I I I I I I I I I I I I I I I I	lo.						
Placement	Member detai	13			4			
Placement     RefDes	Type	Height	Front Layer	Back Layer	×	Y	Rotation	
Placement     RefDes     ×	Member detar	Height	Front Layer	Back Layer	×	Y	Rotation	
Placement RefDes * CD1	Member detai	Height 120 UM	Front Layer	Back Layer	O UM	UM	Rotation 0.000 deg	^
Placement RefDes * CD1	Member detai	Height	Front Layer	Back Layer	X O UM	Y O UM	Rotation 0.000 deg	^
Placement RefDes * CD1	Member detai	Height 120 UM	Front Layer	Back Layer	X O UM	Y O UM	Rotation	×
Placement     RefDes     ×     CD1	Member detar	Height	Front Layer	Back Layer	X O UM	Y O UM	Rotation	
Placement     RefDes     *     CD1	Member deta Type × FLIP-CHIP CD	Height 120 UM	Front Layer	Back Layer	X O UM	UM	Rotation	
Placement     RefDes     ×     CD1	Member deta Type * FLIP-CHIP CD	Height	Front Layer	Back Layer	Х О UM	Y 0 UM	Rotation	
Placement     RefDes     *     CD1     OK	Member deta Type × FLIP-CHIP CD	Height 120 UM	Front Layer	Back Layer	Х О UM	<u>ү</u> оим	Rotation	A A A A B A

The Die-stack Editor now displays all die stack members in one dialog window.

Select Placement or Material details to view different types of information about the listed component. For example, selecting placement displays information about height, front and back layers, X and Y coordinates, and rotation. Selecting Material details displays information about conductor and dielectric materials and their thickness.

You can move, delete, or swap components by right-clicking on the *RefDes* column of a component. The pop-up menu items depend upon the component type selected. For example, selecting a spacer allows you to resize the component.

## Show Element Changes

Enhancements have been made to the show element feature to support two-sided die components. Now, the Show Element form shows the following information:

- Pad attachment type for all die pins
- *Pad side* field showing *BACK* for back-side pins.
- Back pin layer

## **Symbol Edit Application Mode**

The Add Pins and Change Characteristics commands have been changed to support twosided die components. The following two new fields have been added to the Options window pane:

- Pad Type: Shows the pad type for the selected component. By default, pad type is bump for flip-chip and BGA, wire bond for die, and connect for all other components.
- Layer: Lets you change the layer for single layer components to create two-sided components.

# **Padstack Enhancements**

You can use the enhanced flow-driven interface in 17.2-2016 to create and edit padstacks.



First, select one of the multiple padstack types and the default pad geometry in the Start tab.



#### Select the default pad geometry:



You can then define other relevant specifications, such as:

- Drill parameters in the Drill, Secondary Drill, Drill Symbol, and Drill Offset tabs.
- Pad geometry, shape and flash symbols, width, height, and offsets in the Design Layers tab.
- Up to 32 user-defined mask layers using the new Add Layer window.

**Note:** For detailed information on the padstack enhancements and changes, see <u>*Allegro*</u><u>*PCB Editor: What's New in Release 17.2-2016*</u>.

# **Enhancements in Symbol Spreadsheet**

	📝 Symbol Update from Spre 💼 📄 🔜
😼 Symbol to Spreadsheet 🛛 📼 💌	File name: D:/ICP/wb_tut/examples//
	File lune:
File name: PBGA_spreadsheet.xml	Worksheet: PBGA
File type: 💿 XML 💿 TXT 💿 CSV	
Add/Llodate page in existing spreadsheet	
	Net Name
Pin Number	· · · · · · · · · · · · · · · · · · ·
Net Name	
	· · · · · · · · · · · · · · · · · · ·
	Delimiter:
	Conservation and a collection of the last sector
Delimiter:	Spreadsheet cells have data labels
I haduda data labala in colla	Spreadsheet has row and column headers
	Add/Delete pins based on cell contents
Add row and column headers on top/left sides	Create new nets defined in spreadsheet
Uk Cancel Help	Allow deassignment or pins
	Assign cell colors to nets
	Update Cancel Help

The *Symbol Spreadsheet* (*File – Export* and *File – Import*) feature allows export and import of symbols using spreadsheets. In 17.2-2016, this feature has been enhanced to allow you to add any number of entries using the new grids while exporting a symbol to spreadsheet. While importing a symbol spreadsheet, you can include keywords to automatically configure the resulting file.



Now, importing can add and delete pins from the symbol.

Pins are added to a cell which should be empty, but contains default values based on other pins of the symbol. The cell content is updated with values from the imported spreadsheet. Pins are deleted if a cell is empty but the pin matrix of the symbol contains a pin in that position.

In line with the new two-sided die component support in 17.2-2016, the exported spreadsheet has an additional worksheet for two-sided die components. This worksheet contains information about the back pins.

# **3D Viewer DRC Report Lists Net Names with Conflict**

In the 3D Viewer DRC report, the net names for the objects in conflict are now listed. For example, if there is a short between wire bonds, 3D Viewer DRC report lists the issue with the location as well as the conflicting nets—enabling easy debugging by identifying the shorted nets.

	-						DPC Frrore			
#   X   Y   Z   VALUE   CONSTRAINT   RULE   INPUT 1 NET NAME   INPUT 2 NET NAME	  -									
	i.	#	I X	I Y	Z	VALUE	CONSTRAINT	RULE	INPUT 1 NET NAME	INPUT 2 NET NAME
	-									
#1 3787.302 2649.850 900.546 0.000 0.001 #1 U32P.6 U31N.6		<b>#</b> 1	3787.302	2649.850	900.546	0.000	0.001	#1	1132P 6	1131N 6
#2 3787.302 2649.850 900.546 0.000 0.001 #2 U32P_6 U31N_6		#2	3787.302	2649.850	900.546	0.000	0.001	#2	U32P_6	U31N_6

# **Configuring Wire Bond Heads-Up Display**

Wire Bond Status		X
Max wire length:	14698.68 microns (DIE.3)	
Min wire length:	9351.13 microns (DIE.54)	
Max wire angle:	46.180 degrees (DIE.61)	

When you push, shove, or move wire bonds, the Wire Bond heads-up display shows *Max wire length*, *Min wire length*, and *Max wire angle*. In 17.2-2016, the three lines will be displayed by default, but you can change the displayed information by setting *wirebond\_hud\_line\_1*, *wirebond\_hud\_line\_1*, and *wirebond\_hud\_line\_1* under *lc\_packaging – Wirebond* in User Preferences Editor.

# **Canvas Enhancements**

The canvas enhancements makes it easier to customize and personalize the workspace to achieve higher productivity.

Customize toolbars with commands and icons of your choice. Choose View – Customize Toolbar to open the Customize dialog box.

Toolbars:		Select a toolbar to rearrange:	
<ul> <li>File</li> <li>Edit</li> <li>View</li> <li>Options</li> <li>Display</li> <li>Misc</li> <li>AppMode</li> <li>Setup</li> <li>Wirebond</li> <li>RFModule</li> <li>Shape</li> <li>Dimension</li> <li>Manufacture</li> <li>Logic</li> </ul>	New Delete	<ul> <li>Toolbar: File</li> <li>New</li> <li>Open</li> <li>Save</li> </ul>	Add Command Delete Move Up Move Down Reset
Toolbar Name:	Close		Close

■ Show or hide panes of the status bar. Right-click the status bar and specify the panes you want to hide or show.



Move around the information panes and stack them. The information panes are Find, Options, Visibility, Command, and View window panes. Move the panes by clicking along the pane name and then dragging them to a new location in the workspace.

**Note:** For more information on the canvas enhancements, see the *About the User Interface* section of the *Getting Started with Physical Design* User Guide.

# **Color and Visibility Enhancements**

The Color Dialog now uses a tabular approach and categorizes the major features into tabs named Layers, Nets, Display, Favorites, and Visibility Pane.

Color Dialog											
Layers         Nets         Display         Favorites         Visibility Pane           Filter layers:         Global visibility:         On         Off         Last											
								On Off			Last
<ul> <li>Stack-Up</li> <li>Areas</li> <li>Geometry</li> <li>Components Manufacturing Drawing Format Rigid Flex</li> </ul>	All Top Int_1 Flex_1		Pin V	Via	Etch	Drc	AntiEtch	Bound	Cavity	Plan	
Analysis Surface Finishes	Int_4 Bottom Soldermask_Top Soldermask_Bottom Pastemask_Top Pastemask_Bottom Filmmasktop Filmmaskbottom										
Available Colors:	Gold_Mask_Top		Highlig	Jht Unuse	d Colors	Select	ed:	Availat	ole Patterr	ns:	•
OK Cancel	Apply			Load	•	Save	•			He	lp 📄

**Note:** For more information on the color and visibility enhancements, see the <u>Allegro PCB</u> <u>Editor</u> section.

# **Via Structure Enhancements**

The via structures feature has been enhanced with new options: *Create*, *Redefine*, and *Disband*. You can now create two types of via structures, *Standard* and *High Speed*.

Rou	te Analyze Manufacture Repo	rts Tools	Help
۲° اللا	Connect Slide	F3 Shift+F3	1 💿 🚏 🚟 🕩 🔆 🛄 🗶 🐻
	Power/Ground Ring Generator Wire Bond	•	
iii	Create Fanout Copy Fanout		
	Via Structure	•	Create Standard
	Convert Fanout Offset Via Generator	+	Add High Speed
	Flip Chip Routing Layer Estimation Flip Chip Die Escape Generator Wire Bond Via Estimation Wire Bond Die Escape Generator		Replace Via with Via Structure Refresh Redefine Disband

#### Standard

- □ Target Use Model: Single net trace/via structures and Fan-out
- □ Supported Objects: Traces, Vias
- Connectivity: Physically connected single net
- □ XML file: Not encrypted (.XML)
- High Speed (Requires *Cadence SiP Layout XL*)
  - Target Use Model: Differential pair via transitions with return path vias and custom voids
  - □ Supported Objects: Traces, Vias, Static Shapes (no voids), Route Keep out
  - □ Connectivity: Multiple nets
  - □ XML file: Encrypted (.eXML)
  - □ Allegro PCB/SiP Sigrity Integration

A new option, *Auto Export* (selected by default), is available to automatically export an XML file which can be used to import or export via structure definition in other Allegro PCB/SiP databases and Sigrity 3DEM (High Speed only).

🙀 Define Via Structure	- • •
New Via Structure	
Name: VS_1	📝 Auto Export
Existing Via Structures	
Names:	
Layer stackup for selected via structure:	
OK Cancel Hel	p

The *Redefine* command lets you select a modified via structure instance and update definition of all placed instances to match the selected instance.

The *Disband* command lets you select via structures and convert into their component cline parts.

In addition, now you can lock a via structure from the right-click pop-up menu (*Lock Via Structure*) to avoid unintentional changes. You can also unlock a via structure (*Unlock to Edit*).

**Note:** For more information, see the *Creating and Using Via Structures* section of the *Defining and Developing Library* User Guide.

# **Adding Arrays of Bond Wires**

🔽 Multi-wire pattern							
Option	Value						
Rows	1						
Columns	1						
Row spacing	0.00 UM						
Column spacing	0.00 UM						
Start X Ref	Center	-					
Start X Offset	0.00 UM						
Start Y Ref	Center	•					
Start Y Offset	0.00 UM						
EndXRef	Center	•					
End X Offset	0.00 UM	_					
End Y Ref	Center	•					
End Y Offset	0.00 UM	-					
•		•					

You can now create arrays of bond wires for high-current devices and redundancy by using the *Route – Add/Edit Non-Standard* command.

Enable the *Multi-wire pattern* option in the Options pane and then define the array using the two-column grid. You can define rows that define a set of wires, columns that define the number of wires in each set of wires or row, spacing between wire sets and wires within each set, and the start and end by setting offsets and specifying references.

For example, the following image illustrates a bond wire array consisting of two rows and ten columns.


### **Creating Bounding Shape**

Visibility Find Options
Options
<ul> <li>Delete existing shape</li> <li>Group by net and assign net to shape</li> <li>Shape layer:</li> <li>CONDUCTOR</li> <li>SURFACE</li> <li>Create dynamic shape</li> </ul>
Distance from pad/seg edge: 0.00 UM Max separation of grouped items: 0.00 UM Source pad/seg layer: Sync with shape layer Surface



You can now create a convex hull around a set of selected pins, vias, fingers, or cline segments using the *Create Bounding Shape* option of the *Shape* menu.

### **Including Scribe Dimensions of Dies**

You can now include scribe dimensions in extent/size information as well as in exported dies.

By selecting the *Unscribed size* option in the *Export Die Text-Out Wizard Header Information* page of the Die Text Out wizard, you can specify whether the extents or size information exported for the die includes scribe dimensions.

Similarly, in the *Subtract scribe size from die extents* option of the APD2AIF dialog box you can select whether to include scribe dimensions for exported dies.

### **Including Wire Length Summary in Wire Bond Report**

Material ordering becomes easier because of the *Show wire length totals* option of the Wire Bond Reporting dialog box. This dialog now includes a summary table of total wire lengths broken down by material and wire diameter.

# Including Data Type in Subclass Name while Importing Streams

You can now ensure unique mapping of objects for easier intelligent database creation during *Tools – Convert* and also during compose die from geometry. While importing a stream, set the Include data type option of the Stream In Edit Layer Mapping dialog. Setting this option includes the data type as part of the subclass name. The format of the subclass name is <subclass>\_<data type>.

# Unsupported Prototype Feature: Advanced WLP Capabilities

You can explore the unsupported prototype feature that provides various advanced waferlevel-chip-scale-package capabilities in addition to the already existing capabilities in SiP Layout. To access and explore these options, select Advanced WLP as a product option while launching SiP Layout XL.

Access the features from the Advanced WLP menu.



# **Allegro Sigrity PI and SI**

Allegro® Sigrity<sup>™</sup> PI and Allegro® Sigrity<sup>™</sup> SI include the following new features and enhancements in release 17.2-2016.

- <u>Allegro Sigrity PI</u> on page 159
  - <u>Enhancements in AMM Integration with PowerDC</u> on page 159
  - <u>Running DC Analysis in Batch Mode</u> on page 160
  - <u>Advanced Options to Control DC Analysis Report</u> on page 161
  - Decap Backannotation from OptimizePI on page 162
  - <u>Miscellaneous Enhancements</u> on page 163
- <u>Allegro Sigrity SI</u> on page 166
  - <u>Support for Flow Planning</u> on page 166
  - Backdrilling Solution for Allegro Databases on page 169

### **Allegro Sigrity Pl**

#### **Enhancements in AMM Integration with PowerDC**

Using pin-based Analysis Model Manager (AMM) helps you achieve the IR drop setup automation in PowerDC for assigning models and creating VRM/Sink components. In Release 17.2-2016, AMM is tightly integrated with PowerDC. The main tasks in the AMM-PowerDC workflow include:

- Preparing AMM data
- Manually selecting power/ground nets
- Assigning models to the selected nets
- Automatic creation of workspace



For AMM-based model assignment, the following functions are available in PowerDC:

- Automatic matching devices with model names
- Manually assigning models, if required
- Displaying instances or models
- Cross-probing between the Model Assignment dialog and PowerDC layout
- Exporting or importing mapping information
- Displaying model status indicator
- Sorting of instances or models

For more information, see the *PowerDC User Guide* in Sigrity 2016 installation.

#### **Running DC Analysis in Batch Mode**

A new method provided in PI Base enables you to run DC analysis in the Allegro layout environment, without launching the PowerDC user interface. You specify a workspace that includes all the settings for the simulation. An HTML report is generated and displayed after the simulation.

Key features include:

- Cross-probing between the report and the Allegro layout
- DRC marks can be back annotated to the Allegro layout
- Workspace settings can be reused
- An option is provided to control the nets to be translated from the workspace

🔀 DC Analysis Batch Mode	
Workspace File: D:/sonia/17.2-2016/Testcase/Testcase/amd_rv730.pdcx	Workspace Info
Mark DRC after Simulation 🔲 Translate Nets Enabled in Workspace Only	Advanced
OK Cancel	Apply Help

### **Advanced Options to Control DC Analysis Report**

There are new options to generate specific distribution plots in the DC analysis report. You can set these options in the DC Analysis Batch Mode – Advanced dialog:

Generic Options			
Spd File Name and Location	📝 Board Stac	kup 🖟	Layout Top and Bottom Layer Views
☑ Simulation Setup	🔽 Result Tab	le I	DC Analysis Block Diagram Result
Violation Options			
🕖 Via Information	📝 Plane Infor	mation	Trace Information
Max Number: 100	Max Numbe	er: 50	Max Number: 100
Plots Options			
🗸 Via Current Plot		Layer	Net
Plane Current Density Plot	🗷 TOP	A	<u>^</u>
Voltage Distribution Plot			
One Plot for Each Power and Ground		NER	
	■ L5_IN	NER	
	🗷 BOTT	OM	
		· ·	·
		P	r P
Simulation Result Options			
Vertical Range Control		Vertical Range Scale	Area Based
Min	Max	Scale: %	Upper left (X):
Voltage(V):		Show Plots Relow The 9	Upper left (Y):
Plane Current Density(A/m2):			Lower right (X):
Via Current(A):		Use Nominal Voltage	Lower right (Y):
Enable		Enable	🔲 Enable
✓ Show Hot Spots	Show Cold	Spots	Ignore Layers without Plane
Help Info Check this option to show the top N shape a	reas with the large c	urrent density in the report. You	can enter a value for the max number (N).

For more information on DC analysis in batch mode, see Allegro Sigrity PI Flow Guide.

### **DC Analysis Reports**

DC Analysis reports are now available from the new Analyze – DC Report menu:

- Violation Report
- Full Report



For more information on DC analysis reports, see Allegro Sigrity PI Flow Guide.

### **Decap Backannotation from OptimizePI**

In OptimizePI, you can remove decaps from an existing design, replace decaps, or add new decaps (for EMI decaps). All these changes need to be backannotated to the Allegro layout. In Allegro Sigrity PI, a new menu command, *Analyze – Back Annotate DeCaps from Optimize*, is added to help you backannotate the updated information in OptimizePI to the Allegro layout.

Ana	lyze Tools Help
	Padstack Plating Parameters
	Back Annotate DeCaps from OptimizePI
	Place DeCaps from OptimizePI
	DC Violation Markers
	DC Report •
	DC Analysis Batch Mode
	DC Analysis Interactive Mode
	Decap Place
	Decap Placement Replication
	Power Feasibility Editor
	SPEED2000
	PowerSI
	3D-EM
	PowerDC
	OptimizePI

Run the simulation in OptimizePI, export scheme data, and generate netlist for backannotation. In Allegro Sigrity PI, use *Analyze – Back Annotate DeCaps from OptimizePI* to update decap information in the Allegro layout.

For more information, see Allegro Sigrity PI Flow Guide.

#### **Miscellaneous Enhancements**

- Commands Available in the Application Mode on page 164
- Padstack Plating Parameters on page 164
- <u>Net Selection from Workspace</u> on page 165

#### **Commands Available in the Application Mode**

All the Allegro Sigrity PI commands are now available from the Power Analysis application mode.



#### **Padstack Plating Parameters**

A new menu available from the Analyze menu helps you edit padstack plating parameters.



The resultant Padstack Plating Parameters dialog lets you import or export padstack plating parameters.

#### Net Selection from Workspace

When you run DC Analysis in the interactive mode, the Xnet Selection function now provides you the option to select only those nets which are enabled in the workspace. You need to select the workspace file before you click the *Nets Enabled in Workspace Only* button.

XNet Selection		
🔘 Entire Design	All Selected	Nets Enabled in Workspace Only
Available XNets Name Filter: [*		Selected XNets Name Filter: *
+1.1V +1.8V +1.8V_LD01 +3.3V +3.3V_BUS +3.3V_DP +3.3V_DPD +5V +5V_BAK +5V_DAC2_VESA +5V_VESA +12V_BUS +A2VDD +DPAB_VDD10 +DPAB_VDD10 +DPAB_VDD10 +DPC_VDD10 +DPC_VDD10 +DPC_VDD10 +DPC_VDD10 +DPC_VDD18 +DPD_PVDD +DPD_VDD18 +DPD_VDD18 +DPD_VDD18 +DPD_VDD18 +DPD_VDD18 +DPD_VDD18 +DPL_PVDD +DPLL_VDDC +MPV18 +MVDD		
Workspace file D:/sonia/17.2-2016/Te	stcase/Testcase/amd	_rv730.pdcx Workspace Info
OK Cance	9	Apply Preferences

### Allegro Sigrity SI

### Support for Flow Planning

The Flow Planning functionality supported in Allegro PCB SI and Allegro PCB Editor is now available in Allegro Sigrity SI as well. The main function of Flowplanning is to drive routing. Functions such as creating bundles provide a simple and effective way to clean up the view of an unrouted design with jumbled ratsnest lines.

The additional feature in Allegro Sigrity SI is that the length of any flow can be taken into account for unrouted interconnect. An unrouted interconnect is simulated based on one of the two scenarios:

■ If the net is a member of a bundle and the bundle is set to *Guide Router* for the *Flow's x/y Guidance* property, instead of the manhattan distance, the length of the flow is used and the Percent Manhattan setting in the Analysis Preferences dialog is ignored.



■ If the net is not a member of a bundle or if the *Flow's x/y Guidance* property for the bundle is set to *Off*, the manhattan distance is used and the Percent Manhattan setting is applied.

You can access the flow planning functionality from the *FlowPlan* menu. The commands are also available in the *Flow Planning* application mode.



without the Design Planning option



with the Design Planning option

For more information on FlowPlan and its commands, see the following help documents:

- Allegro User Guide: Working with Global Route Environment
- Allegro PCB and Package Physical Layout Command Reference in Cadence Help.

#### **Backdrilling Solution for Allegro Databases**

Backdrilling information can be translated to Cadence Sigrity applications based on settings and properties in the Allegro layout database. The solution is only available in the new integrated translator and not from SPDLinks. The process uses a combination of the BACKDRILL\_MAX\_PTH\_STUB net property and settings for the Backdrill Setup and Analysis command.

The net properties can be accessed in Constraint Manager in the *Properties > Net > General Properties* worksheet

Allegro Constraint Manager (connected to Allegro Sigrity SI (PCB) 16.69-2015) [4_post_process_done] - [Properties: Net:										
File Edit Objects Column View	A <u>n</u> alyze	<u>A</u> udit <u>T</u> ools <u>W</u> indow <u>H</u> elp								
🖴 % 🗅 💼 🍳 🐁		✓ 1/2 1/2 1/2 1/2	🐔 🚠 👫	* 🕯						
Worksheet selector # ~ × Electrical		Objects	Backdrill Max PTH Stub	No Gloss	Shield					
+ Physical	Туре	S Name	mil		Shield					
Spacing	*	*	*	*	÷					
🖳 Same Net Spacing	Net	A2	40.00							
Properties	Net	A3	40.00							
Det	Net	A4	40.00							
Electrical Properties	Net	A5	40.00							
	Net	A6	40.00							
General Properties	Net	A7	40.00							
Ratsnest Bundle Properties	Net	A8	40.00							
😑 🗁 Component	Net	A9	40.00							
Component Properties	Net	A10	40.00							
Pin Properties	Net	A11	40.00							
	Net	A12	40.00							
	Net	A13	40.00							
	Net	A14	40.00							
	Net	A15	40.00							
	Not	A10	40.00							
	Net	A18	40.00							
	Net	Δ19	40.00							
	Net	A20	40.00							
	Net	A21	40.00							
		eneral Properties /		•						
DRC	Net: A19									

In Allegro PCB Editor, the *Manufacture* - NC - Backdrill Setup and Analysis command can be used to control the backdrill layer combinations. The default setting is to backdrill from the Top and Bottom layers to All layers.

Ģ	🖌 Backdri	ll Setup a	and Analysis									x
ſ	Layer Pair	s Drill P	arameters Pad	İstac	ck Parameter	s	Flag Codes					
	Pair ID Enable Start Layer Objects To Layer Must Not Cut Layer Depth Plunges											
	1		TOP		Pinet)/inc	-	TOP	-		0 1 2 1 7		
			BOTTOM	÷	PinetViae	• •	воттом	• •	L2_INNER	0.1217		-
	2		DOTTOM		1 11/30/103		15 INNER	-		0.1217		-
	3	×					L4 INNER	+	L3 INNER	1.2603		-
	4	×					L3 INNER	-	L2 INNER	1.3924		-
	5	×					L2_INNER	-	TOP	1.4966		-
	•										4	÷
	Layer Pair Initialization Backdrilling Errors: 0											
	Uisable	e dynamic	shape update d ancel	durin A	ig backdrilling Inalyze	g toi Vie	r better performa w Log Bac	nce kdri	No backdrill data or	n pins/vias	Help	

In Allegro PCB Editor, the Backdrill application has undergone significant enhancements in this release. For more information, see *Allegro PCB Editor: What's New in Release 17.2-2016*.

# **Allegro Design Entry HDL**

Allegro® Design Entry HDL includes the following new features and enhancements in 17.2-2016 release.

- Enhancements in Allegro Design Publisher on page 172
- Constraint Manager Database Changes on page 174

### **Enhancements in Allegro Design Publisher**

Allegro Design Publisher includes the following enhancements:

- Watermark Support
- PDF/A Support

#### Watermark Support

When generating PDF from Design Entry HDL, you can now add watermarks to the PDF document. The Watermark section can be configured from the PDF Publisher setup. You can specify whether you want to view the watermark only in the print version or in the PDF document as well.

#### PDF/A Support

Allegro Design Publisher now allows you to generate archived PDF (PDF/A) files that conform to the PDF/A-1b standard.

Design Entry HDL Options	
■ E PDF General Advanced ■ PageSetup	Advanced         PDF Viewer         Default         Publish in         Image: Color         Image: Black&White
	Crer Links     Generate cref links for design with multiple page borders     PDF/A Standard     Generate PDF/A compliant PDF
	Watermark       Image       Open
	◎ Text CONFIDENTIAL       Font     ArialMT     ▼     Size     72     Color     BLACK     ▼
	Opacity  50 %    Scale  100 %    Opacity  0*    Custom  0
	Verical Alignment Center   Horizontal Alignment Center   Show when displaying on screen  Show when printing
	OK Cancel Apply Help

For more information, see the *Setting up Advanced PDF Options* section in the *Exporting Schematics to PDF* chapter of *Allegro Design Publisher User Guide*.

### **Constraint Manager Database Changes**

In the 17.2 release, the Constraint Manager (\*.dcf) file format has changed. The \*.dcf file, which was a text file earlier, is now a single file in binary form. This change enables better performance of the Constraint Manager database. For details, see *Allegro® Design Entry HDL – Constraint Manager User Guide*.

# Allegro FPGA System Planner

Allegro® FPGA System Planner includes the following new features and enhancements in release 17.2-2016:

- Enhancements in FSP Allegro Integration Flow
- Support for Multiple FSP Designs
- GUI Enhancement

### **Enhancements in FSP - Allegro Integration Flow**

#### **Swapping Pins and Bundles**

You can swap pins and bundles across multiple custom connectors. For example, if a bundle is connected to instances U1 and U2, you can now swap the pins of U1 with the pins of U2. You can also continue to use the existing auto pin swap features such as rake order optimization.

#### Manual Pin Swap Command

The Manual Pin Swap command is enhanced and provides you options as illustrated:



### **Support for Multiple FSP Designs**

In the FSP - Allegro Integration flow, you can now work with multiple FSP designs and integrate them into your master design.

### **GUI Enhancement**

The Design Comparison dialog box displays design information in an instance tree view structure.

Nesign Comparison	16 -		- 100	-	ni i			-		
Design 1 D:/Cadence/SPB_17.	. 2/tools/fsp/master/design 1_	copy.fsp		D D	esign 2 D:/Cadeno	ce/SPB_17.2/to	ols/fsp/master/desig	🗎 🛛	Connecti	vity 🔮
All Common instances (2)				🕒 Merg	ge All Instances To	Left 🜔 Merg	e All Instances To Rig	pht	Net View (	Pin View
P∃ =≡ Â↓ Expand Collapse Sort Ascen	Z↓ j⊇ MA Sort Copy Find Descen	Show/Hide Columns	(†) (†) Move Move Si Right Left Nex	ow how t Diff	Show Previous Diff	Now Only Diff	do Redo		Differe	nce Count : 2
Pin/Port Name	e Pin Number	Pin Type	NetName		Pin/Port	Name ^	Pin Number	Pin Type	Net Name	
Design					⊿ Design					
device instance	ce_name=U1				device in	nstance_name=	=U3			
a protocol p	protocol_name=U3_U2				a prot	tocol protocol_r				
group	p_instance group_name=gro				1	group_instance	e group_name=grou	Ip1 InOut	113 112 proto a	
						proto_u		Inouc	05_02_proto_a	
a interface	_instance instance_name=0	L_V13		G	a inte	rtace_instance	instance_name=01	_V13		
group	instance group_name=gro	upi Input III	VI3 a		1	group_instance	e group_name=grou	101		
	154		VI5_4	Ð						
<			ł		<					•
Show Log			Can be merg	ged 🗌	Cannot be merge	ed				Qlose

# Allegro EDM

Allegro® Engineering Data Management (EDM) includes the following new features and enhancements in release 17.2-2016:

- Enhancements in Design Management Solution
- <u>Hierarchical Split Symbol Support</u>
- Standard Library Support

### **Enhancements in Design Management Solution**

The Allegro Design Management solution includes the following new features and enhancements in release 17.2:

- Page-level Design Management Support
- <u>Allegro Design Management Integration in Design Entry HDL</u>
- Data Management Support

For details, see <u>Allegro Design Management User Guide</u>.

#### Page-level Design Management Support

With release 17.2, page-level management for flat designs is supported in Allegro Design Management. Multiple designers can now work in a team-design environment on a flat design and manage designs at the page level as well as at the constraint view level.

Important

Page management is not supported for cache-enabled designs.

### Allegro Design Management Integration in Design Entry HDL

In this release, design management is seamlessly integrated with Allegro Design Entry HDL. All design management operations are now available from within DE - HDL, eliminating the need to use a separate tool to manage objects.

You can now view the status of a design from within DE-HDL using the dashboard. You can also use the DE-HDL hierarchy viewer and menu options to quickly manage team design operations.

Allegro Design Management helps you:

- Prevent unintended modification of a design by controlling access to projects
- Provide version control and version history for all design changes
- Manage design modifications from multiple sources/sites
- Facilitate communication/notifications among the design team
- Maintain the design data at a central location

■ Integrate all design components into a released design

#### Data Management Support

Data management is now supported in DE-HDL. You can use this new feature to create project teams and assign users at the project level, allowing designers to work on projects to which they are added as team members. All design projects, whether in Allegro Design Management or DE-HDL, can be stored in a managed location. This helps you exercise greater version control, and ensures adherence to company-wide data storage policies.

### **Hierarchical Split Symbol Support**

The Allegro EDM flow includes end-to-end support for hierarchical split symbols, from library import to using symbols in the design flow including the team design flow. You can import, create, and manage hierarchical split symbols in the Allegro EDM component database.

### Standard Library Support

Component libraries that contain standard symbols are now supported in Allegro EDM. You can configure and import these symbols as standard models into Allegro Library Manager.

- Prior to this release, these symbols were used in the component database as standalone cell models. With this enhancement, the Allegro EDM uprev process (adw\_uprev run while migrating to the 17.2 release) converts these cell models to standard models.
- To import new standard models, perform the following tasks:
  - a. Configure standard models.
  - **b.** Run pre-analysis.
  - c. Upload library data.
- If you are using standard models in Allegro EDM projects, you need to update the design projects to manage these standard models.

For detailed information, see Allegro EDM Library Import User Guide.

The following diagram illustrates the standard library support flow.



## **Allegro Constraint Manager**

Allegro® Constraint Manager includes the following new features and enhancements in release 17.2-2016:

- Inter Layer Spacing Constraints
- <u>CSet Assignment Matrix</u>
- <u>GUI Enhancements</u>
- New DRCs
- Ravel Checks Support
- Miscellaneous Enhancements

### **Inter Layer Spacing Constraints**

A new workbook, *Inter Layer* spacing, has been added in the *Spacing* domain, that compares geometries on two different subclasses. These checks are used for Rigid Flex designs, as well as single or multi-layer designs.

Inter Layer checks provide a new way of checking mask to mask and mask to other geometry types, and help in detecting errors earlier in the design to manufacturing cycle.

Inter Layer window displays a matrix of subclasses and a rule table. You can enable these constraints between two subclasses and analyze the result in PCB Editor.

File Edit Objects Column View	Analyze Audit Tools Window	v Help					- 8 ×						
🖌 🛛 💼 🐁 - 🖘 🖡	10 De 17 7 7 7	能省	¥ (+		· 🗄 🕻	<b>6</b> 🖓 🖓	a 🐁 🔆 🗇 🗝						
Worksheet Selector & X	Layer 1	Layer 2	2										
🗲 Electrical	Geometries	metries											
+f+ Physical	Laver 1 filter												
L/ Spacing		Layer 2 niter											
Spacing Constraint Set  All Layers  By Layer  Net  All Layers  Net  Class-Class  All Layers  CSet assignment matrix  Region  All Layers  A		Zone_Outline	Ja_Bottom fransition_Zone	In_Plate_lop In_Plate_Bottom	suitener_top Stiffener_Metal_Top Stiffener_Metal_Bottom	stiffener_Bottom Soldermask_Top Soldermask_Bottom	Soft_Gold_Flex_1 Silver_Ink_Top Silver_Ink_Bottom Place_Bound_Top						
😑 🛅 Inter Layer	Bend Area												
L- Im Spacing	Bend Line												
	Carbon_Bottom					8 8 8	00000						
	Carbon_Top					000	00000						
	Coverlay_Bottom												
	۲ III	Shee Lee		n Inn Inn	i lan lan	lan lan lan							
	Layer 1 Layer 2		Туре	Value	Enabled	DRC label	DRC subclass						
	Bend_Area Transition_3	Zone	Overlap	15.000	<b>V</b>	0	SOLDERMASK_TOP						
	Coverlay_Flex_2 Gold_Mask	Bottom	2 inside 1	10.000		G	SOLDERMASK_BOTTO						
📖 Same Net Spacing	Soft_Gold_Flex_1 Coverlay_F	lex_1	1 inside 2	0.000		M	SOLDERMASK_TOP						
Properties	Bend_Area Stiffener_Fl	ex_1	Gap	20.000	<u> </u>	S	SOLDERMASK_TOP						
M DRC	< III						÷						

To enable the inter layer checks, set the On-line Inter Layer checks as *On* in the *Design Modes* tab in the *Analysis Modes* dialog.

Design Options	Design Modes			
Design Options [Soldermask]	DRC modes	On	011	Batch
<ul> <li>Design Modes (Soldermask)</li> <li>Design Options (Acute Apple Detection)</li> </ul>	Negative plane islands:	0	۲	0
Design Modes (Acute Angle Detect	Negative plane sliver:	0	۲	0
<ul> <li>Design Modes: (Package)</li> <li>Electrical Options</li> </ul>	Testpoint pad to component:	0	۲	0
Electrical Modes	Testpoint loc. to component:	0	۲	0
Physical Modes     Specing Options	Testpoint under component:	0	۲	0
Specing Modes Same Net Spacing Modes SMD Pin Modes	Mech. pin to nech. pin:	۲	$\odot$	0
	Mech. pin to conductor:	۲	$\odot$	0
	Pin to route keepout :	0	۲	0
	Min. metal to metal:	0	۲	0
	Duplicate dril hole:	0	۲	0
	On-line Inter Layer check::	۲	0	0
III >	Allon	All off	All	batch

For more information on Inter Layer Spacing, refer to <u>Inter Layer Spacing Checks</u> in *Allegro Constraint Manager User Guide*.

### **CSet Assignment Matrix**

A new *Cset assignment matrix* workbook has been added in the Spacing domain. This eases the process of creating and updating class-class relationships between Net Classes in the Spacing domain.

Select an SCSet in a cell to define the class-class relationship for that row and column.



For more information, refer to the *Creating Spacing Class Class\_*in Allegro Constraint Manager User Guide.

### **GUI Enhancements**

- <u>Column Display Priority</u>
- Super Attribute ALL
- Object Group Types
- Hierarchical Layer Support
- Alternate Rows Background Color
- Constraints Grouping in Spacing and Same Net Spacing Domains
- Show Group Members
- Improved Constraint Difference Report UI
- Drag and Drop Group Membership

### **Column Display Priority**

In 17.2, Constraint Manager is enhanced to provide column display control for customizing worksheet appearance. A new command *Display Priority* lets you set the level of column display as high, medium, or low.

If the columns have different display priorities, the column headers are displayed with >>(show more) or << (show less) options. Double-clicking the column header either expands or collapses all the columns. The columns with high priority will always be displayed. Column hiding is still supported and a hidden column is not visible when cycling through the display priorities. You can see a hidden column using right-click customization commands in the Worksheet Selector or by using the *View – Show All Columns* command.

In the following figure, the display priority for the *Line to Thru Pin* column is high and the column is visible. The *Line To* column header with Show More option shows that other columns are hidden.

🌠 Allegro Constraint Manager (connected to Allegro PCB Designer 17.0) [module5_xsection] - [Spacing Constraint Sets: All Layers [module5_xsection] ] 📃 💼 📧											
Eile Edit Objects Column View Analy	/ze <u>A</u> udit	: <u>T</u> ools <u>W</u> indow <u>H</u> e	lp						cāden	ce	- 8 ×
🚔 🔏 🖗 🛍 🌍 🐫 157.	480	-	<mark>]</mark> & <mark>]</mark> e	<b>i</b>	<b>A</b>	#	A      A      A	<b>Y</b> o <b>Yo</b> Y	<b>x</b> 77 🕵	7 7	<b>~</b> <
Worksheet selector	modu	le5_xsection									
4 Electrical			Referenced	r F	Line To >>		Thru Pin To >>	SMD Pin To >>	Test Pin To >>	Thru 1	via To 🔺
+f+ Physical		Objects	Spacing	All	Line	Thru Pir	All	All	All	1	All
🛄 Spacing	Туре	S Name	CSet	mil	mil	mi			mil	Í I	mil
🖃 🛅 Spacing Constraint Set	*	* *	*	*	*	*	Analyze			*	
	Dsn	module5_xse	DEFAULT	***	2.953	2.953	Analysis Mode	•	**	***	
By Layer	SCS	DEFAULT		***	2.953	2.953	,	-	**	***	
e-• Net	SCS			***	3.937	2.953	Sort		**	***	
All Layers	SCS			***	3.937	2.853	2		**	***	
e-le Net Class-Class	SCS	<u>.</u>		***	3.937	2.953	Display Priorit	v 🕨	🖌 Hiah		
All Layers											
E Region							Hide Column		Medium		
All Layers						-	-		Low		
E Came Nat Spacing							👣 Reset all filters		L		
							Reset Column	filter			<b>.</b>
	T	All Layers /				<u> </u>					•
							Help		DRC SY	YNC	

For more information, refer to the *View – Display Priority* command in *Allegro Constraint Manager Reference*.

### Super Attribute ALL

In the Spacing and Same Net Spacing domains, applying the same spacing constraints between one object type (for example, Line) and all the other object types (for example, Pins, Vias, and so on) is difficult. To minimize the effort, a super attribute type *All* is added to each spacing constraint. By setting the super attribute value, you can set all the related constraints

to the same value. If any related constraint has a different value, the value of the super attribute is displayed as \*\*\*. By default, the display priority of the super attribute is set as high.

<u> </u>	<u>E</u> dit <u>O</u> bjects <u>C</u> olumn	<u>V</u> iew A <u>n</u> aly	ze <u>A</u> ud	it ]	<u>T</u> ools <u>W</u> in	dow <u>H</u> elp						
4	ا الله الله الله الله الله الله الله ال						1 <sub>2</sub> ¥					
Worksheet selector <u>p × x</u> module5 xsection												
4	Electrical			Objecto		Referenced		Line To >>	Thru Pin To >>		SMD Pi	
+  +	Physical			V0)			Same Net	By-Laver	All	All		Α
l++1	Spacing		Туре	S		Name	spacing CSet		mil	mil		п
Ę	Same Net Spacing		*	*	*		*	*	*	*	*	¢
🖃 는 Same Net Spacing Constraint Set			Dsn	Т	🖃 modu	lle5_xsection	DEFAULT	TRUE	***	4.000	27	•••
	All Layers		SNSC		🗄 DEF	AULT		TRUE	***	4.000	2	***
By Laver			SNSC		<u>∃</u> ⊞ 2			TRUE	***	4.000	*	t##
Net		SNSC		1 🗄 3			TRUE	***	4.000	*	***	
All Lavers		SNSC		] ⊞ 4			TRUE	***	4.000	*	***	
			SNSC		5			TRUE	***	4.000	*	***
All Layers												

### **Object Group Types**

Another enhancement is made to customize the worksheet viewer. A new *Object Group Type* is added to group all the objects of the same type. You can expand the *Object Group Type* to view the objects.



For more information, see *Object Group Type* in *Allegro Constraint Manager User Guide*.

#### **Hierarchical Layer Support**

Another enhancement in release 17.2 has been made to ease the editing and reviewing of constraints. In Physical and Spacing domains, all the layers are now divided into two types; Conductor and Plane, known as hierarchical layer types. You can view and apply CSet values to hierarchical layers directly and the values will be inherited by the all child layers.

+ Physical		Objects		
Her Spacing	Туре	S	Name	pacing
Spacing Constraint Set	*	*	*	*
	Dsn		🗆 module7 CM	DEFAULT
By Layer	SCS		DEFAULT	
🕂 🗀 Net	LTyp		E Conductor	
All Layers	LTyp			

For more information, see *Hierarchical Layer Support* in *Allegro Constraint Manager User Guide*.

#### **Alternate Rows Background Color**

To improve the readability and comprehension, Constraint Manager assigns color to alternate rows. You can set the background color for alternate rows using the View - Options - Colors option.

Objects			Referenc ed	Line	Width	Ne		
				Min	Max	Min Width	Max Length	Min L
Туре	pe S Name		Physical CEat	mil	mil	mil	mil	
*	*	*	*	*	*	*	*	*
Dsn		- module_7_dfm	DEFAULT	4.50:4.00:4.00	0.00	4.50:3.00:4.00	10000.00	0.00
PCS		🛨 DEFAULT		4.50:4.00:	0.00	4.50:3.00:	10000.00	0.00
PCS		🖃 DIFF		6.00:4.00:	0.00	4.00	10000.00	0.00
LТур		Conductor		4.00	0.00	4.00	10000.00	0.00
Lуг	1	ТОР		6.00	0.00	4.00	10000.00	0.00
Lyr	3	SIG_3H		4.00	0.00	4.00	10000.00	0.00
Lyr	4	SIG_4V		4.00	0.00	4.00	10000.00	0.00
Lyr	6	SIG_6H		4.00	0.00	4.00	10000.00	0.00
Lyr	7	SIG_7V		4.00	0.00	4.00	10000.00	0.00

### **Constraints Grouping in Spacing and Same Net Spacing Domains**

In the Spacing and Same Net Spacing domains, the constraints are grouped together and visible in a single worksheet.

<mark>≣ E</mark> ile <u>E</u> dit <u>O</u> bjects <u>C</u> olumn <u>V</u> iew A <u>n</u> alyze <u>A</u> udit <u>T</u> ools <u>W</u> indow <u>H</u> elp								
ا الله الله الله الله الله الله الله ال					Ç 🚡 🌋	1		
Worksheet selector # * *	module 7 dfm							
🗳 Electrical		Peferenced Line To 3	> Thru Pin To >>	SMD Pip To >>	Test Pin To >>	Thru Via To >>	BB Via To >>	Mir
+f+ Physical	Objects	Spacing All	All	All	All		All	
🗐 Spacing	Type S Name	CSet mil	mil	mil	mil	mil	mil	
🖃 🔚 Spacing Constraint Set 🛛 🔺	* * *	* *	*	*	*	*	*	*
	Dsn 📃 module_7_dfm 🛙	DEFAULT ***	***	5.00	***	***	5.00	***
By Layer	SCS 🔄 🕀 DEFAULT	***	***	5.00	***	***	5.00	***
🚊 📲 Net 😑	SCS 🛛 🛨 18 MIL	***	***	***	***	***	5.00	***
All Layers								
🚊 临 Net Class-Class								
All Layers								
🗄 🛅 Region 🔄 🔤								
L Same Net Spacing								
Properties	All Layers /				•			
M DRC Minimum SMD Pin spacings (SMDPIN_SPACING)								

#### **Show Group Members**

A new advanced filter option *Always show group's members* has been added to the *Filter* dialog box. This option precedes object type filter settings and always displays members of a group (for example, Net Class or Net group) regardless of the object types (for example, nets) which are enabled. By default, this option is enabled. Deselect this option to work in the pre-17.2 mode.

III Filter	<b>—X</b> —
Object types filter:	Advanced filters:
Design	Selected nets/xnets only
Design Instance	Highlighted nets/xnets only
	Failed only
🗹 NetGroup	Objects with Directly Set values
Bus Diff Bair	Columns with Directly Set values
Pin Pair	Active partition only
	Active DRCs
te- ✔ Net	✓ Waived DRCs
	🔲 ICs only
	Always show group's members

### Improved Constraint Difference Report UI

The constraint difference report UI has been upgraded in 17.2. This includes some style changes and the support to report the constraint differences on generic layers.

Constraint Difference Report			- 8					
G O ⊟ 🚔 🍫 🗄 M 🗌 🥖 +⊱ ⊮ 📾 🔜 🔀								
⊿Summary	Layers							
▶Buses [103] ▶ClassClasses [666]	Object name	Attribute changes	Status					
▶ Constraint Sets [575]	Dielectric	7	Created					
Designs [1] DiffPairs [30]	TOP	4	Change					
Layers [25]	Dielectric	2	Change					
<ul> <li>Matcheroups [11]</li> <li>NetClasses [397]</li> </ul>	ISL2	14	Created					
▶ Nets [497] ▶ Darts [483]	Dielectric	7	Created					
▶ Regions [1]	ISL3	12	Created					
▶ Xnets [325]	Dielectric	7	Created					
	ISL4	12	Created					
	Dielectric	7	Created					
	ISL5	14	Created					

### **Drag and Drop Group Membership**

You can now perform drag and drop operations that provide a fast and easy way to add members to a group. Select a single or multiple objects at a time and add them to a group. This action is similar to the *Add to* command.

### **New DRCs**

- <u>Acute Angle Detection DRC</u>
- Drill Hole DRC

### Acute Angle Detection DRC

In release 17.2, a set of four angle-based checks are introduced at the design level. These checks measure the acute angle formed when two objects intersect. The valid objects are cline, shape edge, and pad edge. By default, these checks are disabled.

Analysis Modes		×
Design Options	Design Options (Acute Angle	e Detection)
Design Modes		
Design Options (Soldermask)	Minimum Shape edge to edge :	N 90
Design Modes (Soldermask)		15
Design Options (Acute Angle Detect	Minimum Line to Pad angle :	90
Design Modes (Acute Angle Detect)		,—
Design Modes (Package)	Minimum Line to Shape angle:	90
Electrical Options		
Electrical Modes	Minimum Line to Line angle:	90
Physical Modes		
Spacing Options		


DRCs are created if the angle between objects is less than the specified value.

For more information, see *Design Modes (Acute Angle Detection)*\_in *Allegro Platform Constraints Reference*.

#### Drill Hole DRC

In the Analysis Mode dialog box, a new option, *Spacing Options*, is added to enable the drill hole checks in a design. If this option is on, the spacing between drill holes objects are

checked irrespective of the pad state (suppressed or unsuppressed). By default, this check is off.



For more information, see *Spacing Options\_*in *Allegro Platform Constraints Reference*.

### **Ravel Checks Support**

In release 17.2, Constraint Manager is enhanced to support the import and running of external constraint checks. These checks are advanced level design rules written in Ravel DRC language.

To provide Ravel checks support, two new commands *File – Import – Ravel* and *Tools – Ravel – Delete All Markers* are added to Constraint Manager.

Tue	<u>Eale Objecto O</u>	oranni	<u>oleoo Analyze Adale 1000 m</u>	inacoo	
	Import	•	<u>C</u> onstraints	Tools Window <u>H</u> elp	
	<u>E</u> xport	•	<u>T</u> echnology File	<u>S</u> igXplorer	i 👝 🖫 📥 💢 🧯
	<u>F</u> ile Viewer		<u>E</u> lectrical CSets	Sig <u>₩</u> ave	
J	<u>P</u> rint Ctr	1+P	<u>A</u> nalysis results	Ravel •	 Delete All Markers
	Print Pre <u>v</u> iew		<u>W</u> orksheet File,		
	P <u>r</u> int Setup		W <u>o</u> rksheet Customization		
	Page Setup		Ravel File		

<u>File Edit O</u>bjects <u>C</u>olumn <u>V</u>iew A<u>n</u>alyze <u>A</u>udit <u>T</u>ools <u>W</u>indow

You can run Ravel checks on a complete design. The DRC markers are created in the design where violations are found.

For more information, see *File –Import – Ravel* in *Allegro Constraint Manager Reference*.

### **Miscellaneous Enhancements**

- <u>Change in Default Unit</u>
- Support for XML-based Constraint Files and Schema (XSD) Validation
- Performance Improvement
- Constraint Values Saved as Round Number
- Physical CSet Precedences Over Electrical CSet for Differential Constraints

#### Change in Default Unit

The default units in Constraint Manager are now length-based. For example, units of Min/Max Propagation Delay are *mils* instead of *ns*.

#### Support for XML-based Constraint Files and Schema (XSD) Validation

In release 17.2, all Constraint Manager-owned files are based on the XML format. The following extensions are enhanced to support the XML format in this release:

- Constraints file (.dcfx)
- Technology file (.tcfx)
- Customization file (.wcfx)

If you edit or create any of these files, a corresponding schema (XSD) is also available to validate the structure of the edited file. The schema validation files exist in your <installation\_directory>/share/pcb/consmgr/schemas folder.

**Note:** The new technology file in the XML syntax (.tcfx) also supports Generic layer information and uses the same read/write engine as used by other Constraint Manager files.

#### **Performance Improvement**

The front-end Constraint Manager database files are now composite files. For example, <design>.dcf, pstcmdb.dat, and pstcmbc.dat. This change has improved performance and data integrity.

You can open pre-17.2 database files in 17.2. On saving the design for the first time, the database files will be overwritten with the new database files.

#### **Constraint Values Saved as Round Number**

The constraint values will be rounded off to the precision limit. For example, any constraint value equal to 5.03 will be saved as 5.00. Similarly, any constraint value equal to 3.99 will be saved as 4.00.

# Physical CSet Precedences Over Electrical CSet for Differential Constraints

Some differential constraints can be captured in both the Electrical and Physical domains in their respective Constraint Sets and Net Classes.

The following list of differential constraints can have different constraint values in the Physical and Electrical domains:

- DIFFP\_PRIMARY\_GAP
- DIFFP\_COUPLED\_PLUS
- DIFFP\_COUPLED\_MINUS
- DIFFP\_MIN\_SPACE
- MIN\_LINE\_WIDTH
- DIFFP\_NECK\_GAP
- MIN\_NECK\_WIDTH

In release 17.2, the value of the above mentioned differential constraints are honored from:

- Physical domain: If the object is not part of a differential pair.
- Electrical domain: If the object is part of a differential pair.

#### Important

To match pre-17.2 (or 16.x) constraints in a design, it is recommended that you assign the Electrical CSet values to Physical CSets for these differential constraints.

## **Virtuoso SiP Architect**

Virtuoso® SiP Architect includes the following new enhancements and changes in 17.2-2016 release.

■ <u>Vectored Symbol in Schematic</u>

### Vectored Symbol in Schematic

Virtuoso SiP Architect is enhanced to support symbols with vectored pins. For this following enhancements have been made:

- Die Export Enhancement: Vector Pin Support
- <u>Model Assignment to Nets Connected to Vector Pins</u>

#### **Die Export Enhancement: Vector Pin Support**

Virtuoso SiP Architect is enhanced to provide support for generating vectored symbols using Die Export. This makes it easier to handle DIEs with large pin-count, in Virtuoso Schematic Editor.

If the die layout in Virtuoso Layout Editor has pin labels with angular brackets, on Die export, these pins are represented as vector pins on the generated symbol.



### Caution

Virtuoso SiP Architect supports vectors naming format, name<LSB:MSB> or name<MSB:LSB>. All other vector naming formats supported by Virtuoso Schematic Editor, such as name<5,2> or name<3,2,1,0>, are not supported in Virtuoso SiP Architect.

#### Model Assignment to Nets Connected to Vector Pins

Virtuoso SiP Architect also provides the ability to import and assign models to vector nets connected to the vectored pins.

When you assign a model to a vector signal, the vector signal on the schematic is replaced by a hierarchical symbol containing model information, in a way that original connectivity of the schematic is maintained.

For details, see the section on Assigning Models in Virtuoso SiP Architect User Guide.

## **OrCAD** Capture

The following sections describing the new features in the 17.2-2016 release of OrCAD® Capture.

- <u>Design Difference Viewer</u> on page 199
- Advanced Annotation on page 204
- Extended Preferences Setup on page 206
- <u>Demo Design Browser</u> on page 210
- XML Export on page 211
- ISCF Export on page 213
- <u>PDF Export</u> on page 215
- <u>XML Import</u> on page 218
- <u>New Models for Capture PSpice flow</u> on page 219
- <u>Miscellaneous Enhancements</u> on page 219

### **Design Difference Viewer**

Using Capture, you can now view logical and graphical differences between two designs, two schematics folders, or two schematic pages. To compare the designs or schematics, select *Compare Designs* from the *Tools* menu in Capture.

📃 Design Difference		×				
,▼ Design 1		▼ Design 2				
Design D:\Cadence\SPB	_17.2\tools\ 🛄	Design D:\Cadence\SPB_17.2\tools\				
Schematic <all></all>	•	Schematic <all></all>				
Page <all></all>	-	Page <all></all>				
▼ Output	v Output					
HTML Type	Lightweight (Cadeno	ce hierarchy dependent)				
HTML Path	D:/Temp/					
HTML Base File Name	bcd_vs_bench_allegro					
Open With	Google Chrome(Re	commended)				
	Select Browser					
L						
		Compare Cancel Help				

When you click the *Compare* button on the Design Difference dialog box, a Design Difference Summary window appears. The summary window displays logical and all differences (including logical and graphical differences), between the designs, schematics, or pages being compared.

Logical differences comprise the following:

- Components
- Pin Net Connectivity
- FlatNet

At design level, the All differences table displays the following:

- Schematic
- Page
- Components (Logical Differences)
- Components (All Differences on Matching Pages Only)
- Pin Net Connectivity
- FlatNet
- Wire
- OffPage
- Hierarchical PortTitleBlock

You can generate either a *lightweight HTML* or a *portable HTML* to view the differences. The lightweight HTML requires the Cadence hierarchy on the machine. The portable HTML, which requires more space on the disk than the lightweight HTML, does not require the Cadence hierarchy and can be launched from any machine.

**Note:** Google Chrome is the recommended browser to view the differences using the Design Difference feature.

To view the details of logical differences, click the *Show Details* button in the Logical Differences table of the Design Differences Summary window as illustrated in the following image:

Logical Differe	ences	All Differe	nces
Object	Mamber of Differences	Object	Number of Difference
Components	3	Schematic	1
Pin Net Connectivity	0	Page	1
FlatNet	6	Components(Logical Differences)	3
		Components(All Differences On Matchin Pages Only)	ng 3
		Pin Net Connectivity	0
		FlatNet	6
		Wire	0
		OffPage	0
		Hierarchical Port	0
		TitleDlook	4

D:\WorkData\Capture\17.2\OrCA D:\WorkData\Capture\17.2\OrCA

An example of logical differences displayed in the HTML browser is illustrated in the following image:



To view the details of all the differences, click the *Show Details* button in the All Differences table of the Design Differences Summary window:

Logical Different	ences	All Differences		
Show Deta	iils	Show Details		
Object	Number of Differences	Object	Number of Differences	
Components	0	Schematic	1	
Pin Net Connectivity	0	Page	1	
FlatNet	0	Components(Logical Differences)	0	
		Components(All Differences On Matching Pages Only)	1	
		Pin Net Connectivity	0	
		FlatNet	0	
		Wire	4	
		OffPage	0	
		Hierarchical Port	0	
		TitleBlock	1	

An example of all the differences (including logical and graphical) displayed in the HTML browser is illustrated in the following image

01_Design	Lorg.dan 🕡 🍕 🍕 🍕 🐂	*	03_Design_ModifiedGraphics.d 🧃 🍕 🍕 🥞	K (?)
*				38 54799 )-2
a		.*	4 DAGEL	
SCHEMAT	101		SCHEMATICI	
• Schemat	IIC Difference • SCHEMATICI • Page Difference • PAGE1	Components Difference      U34      Proper	rty Difference • Location Y-Coordinate	
S.No.	++ + K K B > 詳 i	01_DESIGN_ORG.DSN	03_DESIGN_MODIFIEDGRAPHICS.DSN	Information
	Schematic Difference			Number of differences: 1
1	SCHEMATIC1	<b>√</b>	✓	
	Page Difference			Number of differences: 1
1-1	PAGE1	-	✓	
	Components Difference			Number of differences: 1
1-1-1	- U3A	<b>√</b>	✓	Property Difference(2)
	Property Difference			Number of differences: 2

An example of logical differences displayed for different occurrences in the HTML browser is illustrated in the following image:



### **Advanced Annotation**

Advanced Annotation is the next level of the Annotation feature in Capture. With Advanced Annotation, you can annotate multiple schematic pages at a time. The following image illustrates annotation on different schematic pages. For example, schematic *page A* can have different reference range than schematic *page B*.

Design Hierarchy Property Block		Reference R	ange for halfad	ld_A1	
	Prefix	Instance Count	Start	End	
Pesign Hierarchy FULLADD.DSN FULLADD					
I 📓 🦳 HALFADD		Auto Fill Prefix Add Row	Delete Row(s)	Delete All Apply	
	Drafty	Start	incritical realityes	End	
	- TONA	1		100	
	Action	In	cremental reference u	pdate	*
	Annotation Type	De	efault		-
	Annotation Scheme	An	notate as per PM pag	e ordering	-
	Combined property string	g {V	alue}{Source Package	}{POWER_GROUP}	
	Additionally from INI				
	Include non-primitive pa	rts No	, ,		-
	Preserve designator	No	)		-

To access Advanced Annotation, select *Tools – Annotate – Advanced Annotation*.

### **Design Level and Schematic Page Level**

You can also specify a reference range at the design-level (or global level) instead of schematic page level (or local level), but if the reference range is specified at the schematic page level the design-level reference range is not honored. If you have not specified any reference range at the lower schematic level, the reference ranges specified at the design-level for one or more prefixes are always honored.

<ul> <li>Instance</li> <li>136</li> <li>3</li> </ul>	Count	Start	Er	d		
136 3						
3					_	
					۵	
9					▲	
61					▲	_
4					▲	
			_		•	
Auto Fill Prefix A	dd Row [	Delete Row(s)	Delete All	Apply		
	Inherit	ed Ranges				
Star	t		End			•
	Increm	nental reference	update			Ŧ
	Defaul	t				Ŧ
1	Annota	ate as per PM pa	ge ordering			Ŧ
string	{Value	}{Source Packag	e}{POWER_@	ROUP}		
а						
Include non-primitive parts						Ŧ
r	No					*
	61 4 Auto Fil Prefix A Start string 4 are parts	61 4 Auto Fill Prefix Add Row 1 Interel Start Increm Defau string (Value a	61 4 4 61 Auto Fill Prefix Add Row Delete Row(s) Inherited Ranges Start Incremental reference of Defauk Annotate as per PM pai string (Yalue)-(Source Packag al exercted source Source Packag al exercted source Packag al e	61       4       en       Auto Fill Prefix       Add Row       Delete Row(s)       Delete All   Inherited Ranges Incremental reference update Default Annotate as per PM page ordering string (Yalue)-(Source Package)-(POWER_G all en parts No	61 4 4 61 4 61 61 61 61 61 61 61 61 61 61 61 61 61	61     A       4     A       en     A       Auto Fill Prefix     Add Row       Delete Row(s)     Delete All       Apply     Inherited Ranges       Inherited Ranges       Inherited Ranges       Incremental reference update       Default     Default       e     Annotate as per PM page ordering       string     {Yalue}{Source Package}{POWER_GROUP}       II     Interventation

In the Advanced Annotation dialog box, you can either choose the Auto Fill Prefix option or add prefixes manually. If the *Auto Fill Prefix button* is clicked, the prefixes are autofilled under the Prefix column with the instance count automatically specified under Instance Count.

**Note:** After you have specified the annotation reference range at any level, either at the design-level or at the schematic-page level, click the *Apply* button to save the changes. Changes are not saved unless you click the *Apply* button.

#### **Property Block Level**

The Advanced Annotation feature allows you to specify reference ranges for different parts according to the property in a design. In the following screenshot, the ROOM = 3 property

assignment is selected and all the prefixes with the selected property assignment are displayed in the dialog box. You can specify the reference range for annotation.

Advanced Annotation					×
Design Hierarchy  Property Block		Reference F	Range for ROO	M=1	
	Prefix	Instance Count	Start	End	100
Property Block	c	34	1	100	
ROOM - Load					
E P BENCH_3.DSN	1				
🃷 💟 ROOM=2					
🏭 🖾 ROOM=3					
= ROOM=1					
		Auto Fill Prefix Add Row	Delete Row(s)	Delete All Apply	
		Inl	herited Ranges		
	Prefix	Start		End	
	1				
	1				
					-
	Action	Ur	nconditional reference	update	×.
	Annotation Type	De	efault		*
	Annotation Scheme	Ar	notate as per PM pag	e ordering	*
	Combined property	string {V	alue}{Source Package	e}{POWER_GROUP}	
	Additionally from IN				
	Include non-primitiv	e parts No	0		*
	Preserve designator	No	5		-
	Preserve user assig	ned valid references	>		*
			· · · · · ·		
				Annotate Cancel	Help

Use the *Auto Fill Prefix* button to autofill prefixes that have a common property. For more information, see *OrCAD Capture User Guide*.

**Note:** After specifying the annotation reference range for the selected property block, click the *Apply* button to save the changes. Changes are not saved unless you click the *Apply* button.

### **Extended Preferences Setup**

The Extended Preferences Setup window allows you to modify additional application settings in OrCAD Capture such as:

■ Command Shell

Using the command shell, you can control journaling, flushing, and display commands.

xtended Preferences Setup		
Extended Preferences     Command Shell	Journaling	
Design and Libraries	Flush Commands	
Design Cache	Display Commands	
DRC		
CIS		
NetGroup		
NetList		
Schematic		

#### Design and Libraries

This option allows you to configure preferences related to designs and libraries, such as drawing arrows on part input pins, saving the design name in uppercase, and so on.

Extended Preferences	Properties	Valuo
Command Shell	Context based instance properties	Vanio
Design Cache	Draw arrows on part input pins	
DRC	Enable communication with legacy tools	
CIS	Perform read-only check on tab switch	
NetList	Back annotate pin numbers only	
Schematic	Save design name as UPPERCASE	
	Enable Global Net ITC	
	Convert images to BMP format	

#### Design Cache

This option provides you design cache-related preferences, such as Update Cache.

Extended Preferences	
Command Shell Update Cache Design and Libraries Design Cache DRC CIS CIS NetGroup CIS NetGroup CIS	Update Cache

#### Design Rule Check (DRC)

This option can be used to specify whether you want waived DRCs to be displayed in your design.

Extended Preferences Setup		
	Display Waived DRC	

CIS

This option allows you to configure preferences related to CIS, such as Query All Configured Tables, and Disable Regional Settings.

Extended Preferences Setup		×
Eldended Preferences     Command Shell     Design and Libraries     Design Cache	Query All Configured Tables Disable Regional Setting Quoted (*) refdes in variant list	
DRC CIS NetGroup NetList Schematic		

■ NetGroup

This option allows you to configure preferences related to netgroups, such as Displaying NetGroup Definition Name on Net Alias, Displaying NetGroup Definition Name on NetGroup Block, and so on.

= Extended Preferences	Display NetGroup Definition Name On Net Alias	Onlywhen mismatch	
Command Shell	Display Netorody Delinibul Name on Net Alias	Only when mismatch	-
Design and Libraries	Display NetGroup Definition Name On NetGroup Block	Never	*
Design Cache	Display NetGroup Definition Name On Hierarchical Port	Never	Ŧ
DRC	Display NetGroup Definition Name On OffPage Connector	Never	*
CIS	Display NetGroup Definition Name On Global	Never	-
NetGroup	Display NetGroup Definition Name On Hierarchical Pin	Never	-

#### NetList

With this option, you can configure preferences related to netlisting, such as Applying Allegro Character Limits on All Projects.

Extended Preferences		
Command Shell	Apply Allegro Character Limits on All Projects	
Design and Libraries		
Design Cache		
DRC		
CIS		
NetGroup		
NetList		
Schematic		

April 2016

Using this option, you can configure preferences related to schematics, such as Print "\_" on User Assigned Part Preferences, Distribute in a fixed area, and so on.

Extended Preferences	Schematic Descend	Default
Design and Libraries	Junction Mode	Junction on wire break only (default 👻
Design Cache	Display"_" on User Assigned Part References	
DRC	Print "_" on User Assigned Part References	
CIS	Distribute in a fixed area (may cause uneven dis	t 📃
NetGroup		

To access Extended Preferences Setup dialog box, select *Options – Preferences – More Preferences*.

### **Demo Design Browser**

The Cadence installed hierarchy contains more than 150 demo designs to help users understand Capture, Capture CIS, and the Capture - PSpice flow. Until now, these designs were available at different locations. From 17.2-2016, all these demo designs are accessible

from *File – Open – Demo Designs*. These designs are collated from Learning PSpice, sample folders, and other locations in the installed hierarchy.

Name	<ul> <li>Capture</li> </ul>	CIS	PSpice	PSpiceAA	Allegro	Lite	Info	
3-to-8 line decoder	Y	N	Y	N	Y	Y	0	
8-bit Analog to Digital converter	Y	N	Y	N	N	Y	0	
8-bit BCD counter using Actel devices	Y	N	N	N	N	Υ	0	
8-bit BCD counter using Altera devices	Y	N	N	N	N	Υ	0	
8-bit BCD counter using Xilinx devices	Y	N	N	N	N	Υ	0	
8-bit Digital to Analog converter	Y	N	Y	N	N	Y	0	
80C51 Board Schematic	Y	Ν	N	N	N	Y	0	
AC Analysis of RC circuit	Y	N	Y	N	N	Y	0	
ADC parameterizing circuit	Y	N	Y	N	N	Y	0	
Amplitude and Balanced Modulation	Y	N	Y	N	N	Y	0	
Analyzing Amplifier's Settling time	Y	N	Y	N	N	N	0	
BJT as a switch	Y	N	Y	N	N	Υ	0	
BJT common base configuration circuit	Y	N	Y	N	N	Y	•	

### XML Export

#### **Capture Design To XML**

Starting with the 17.2-2016 release, you can export Capture designs to XML format using the DSN To XML dialog box. The DSN To XML dialog box is accessed from the *File – Export – Design XML* menu.

To convert the Capture design (.dsn) file to an XML file, Capture uses an XML schema that is located at the following path:

<installation>\tools\capture\tclscripts\capdb\dsn.xd.

The following image shows the DSN To XML dialog box:

💷 DSN To XML	
DSN File	d:\cadence\spb_17.2\tools\capture\samples\pcb-layo
XML File	d:\cadence\spb_17.2\tools\capture\samples\pcb-layo
Log File	d:\cadence\spb_17.2\tools\capture\samples\pcb-layo
View Output	
XML Schema	y:\\tools\capture\tclscripts\capdb\dsn.xsd
	OK Cancel Help

Part of the XML file generated after converting a Capture design to XML format is displayed as an example:

This XML file does not appear to have any style information associated with it. The document tree is shown below.

```
v<Design xmlns:xsd="http://www.w3.org/2001/XMLSchema"</pre>
 xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
 xsi:noNamespaceSchemaLocation="y:\\tools\capture\tclscripts\capdb\dsn.xsd">
  <Defn name="d:\cadence\spb_17.2\tools\capture\samples\pcb-layout\design-
  reuse\fulladder\fulladd.dsn" objectType="SCHEMATIC" rootName="FULLADD"
  useExplicitDbId="1"/>
 v<DefaultValues>
    <Defn/>
   ▼<DefaultFont>
      <Defn escapement="0" height="-9" index="0" italic="0" name="Arial" orientation="0"
      weight="400" width="4"/>
    </DefaultFont>
   ▼<DefaultFont>
      <Defn escapement="0" height="-9" index="1" italic="0" name="Arial" orientation="0"
      weight="400" width="4"/>
    </DefaultFont>
```

#### Capture Library to XML

Starting with the 17.2-2016 release, you can convert a Capture library (.olb) to an XML file using the OLB To XML dialog box. The OLB To XML dialog box is accessible from *File* – *Export* – *Library XML*.

To convert a Capture library (.olb) file to an XML file, Capture uses an XML schema that is located at the following path:

<installation>\tools\capture\tclscripts\capdb\olb.xd.

The following image shows the OLB To XML dialog box:

💷 OLB To XML	
OLB File	d:\cadence\spb_17.2\tools\capture\samples\pcb-layo
XML File	d:\cadence\spb_17.2\tools\capture\samples\pcb-layo
Log File	d:\cadence\spb_17.2\tools\capture\samples\pcb-layo
View Output	
XML Schema	y:\\tools\capture\tclscripts\capdb\olb.xsd
	OK Cancel Help

Part of the XML file generated after converting a Capture library to XML format is displayed in the following image:

This XML file does not appear to have any style information associated with it. The document tree is shown below.

```
w<Lib xmlns:xsd="http://www.w3.org/2001/XMLSchema"</pre>
 xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
 xsi:noNamespaceSchemaLocation="y:\\tools\capture\tclscripts\capdb\olb.xsd">
  <Defn name="d:\cadence\spb 17.2\tools\capture\samples\pcb-layout\bench\benchlib.olb"/>
 v<DefaultValues>
    <Defn/>
   ▼<DefaultFont>
      <Defn escapement="0" height="-9" index="0" italic="0" name="Arial" orientation="0"
      weight="400" width="4"/>
    </DefaultFont>
   ▼<DefaultFont>
      <Defn escapement="0" height="-9" index="1" italic="0" name="Arial" orientation="0"
      weight="400" width="4"/>
    </DefaultFont>
   v<DefaultFont>
      <Defn escapement="0" height="-9" index="2" italic="0" name="Arial" orientation="0"
```

### **ISCF Export**

You can export part properties, pin properties, and ground nets of a Capture design to Intel Schematic Export Format (ISCF) using the ISCF Export dialog box.

If you have any design opened in Capture, the design is taken as the default input source file for the Input Design field. If no active design is available, select the design whose part properties, pin properties, and ground nets you want to export to ISCF. When launched for the first time the ISCF Export dialog box displays some default part properties, pin properties, and ground nets.

- To add other part properties, pin properties, or ground nets, specify the property name in the text field and click the add button (+).
- \* To delete a property from the window, select the property and press *Delete*.

ISCF Export			×
linput:			
Input Design			
Output File			
Log File			
- → Properties:			
Part Property		Pin Property	
Value		Number	
ID Name		Name	
PCB Footprint		Type	
Part Number	_		4
	₩.		4
	Ŧ		+
One work black			_
Ground Net GNL	,GND_EARTH,U	1,04	
	Ok Cano	el Help	

To access the ISCF Export dialog box, choose the *File – Export – ISCF Export* menu.

Whenever the ISCF Export dialog box is launched, the list of properties in the dialog box is updated in the preferences section of the Capture.ini file.

ISCFPartProps=Value,ID,Name,PCB Footprint,Part Number ISCFPinProps=Number,Name,Type ISCFGroundNames=GND,GND\_EARTH,0,0V

### **PDF Export**

Starting with 17.2-2016, you can export a Capture design as a PDF file provided you have the required postscript to pdf converter installed, such as ghostscript 32-bit, ghostscript 64-bit, or Adobe Acrobat Distiller. To access PDF Export dialog box, select *File – Export – PDF*.

Using the Export PDF dialog box, you can generate two types of PDFs:

- Capture Design PDF
- Capture Design Object Properties PDF

#### **Capture Design PDF**

The Capture Design PDF displays the following properties:

- Displays Design Hierarchy Tree
- Displays Reference Designators List
- Displays Nets and Connected Component Pins
- Descends Hierarchical Blocks
- Displays Properties on Clicking an Object

Displays Navigation to Offpage Connectors



#### **Capture Design Object Properties PDF**

In addition to the properties mentioned for the Capture Design PDF, the Capture Design Object Properties PDF contains the following property:

■ Bi-directional cross-probing of Capture Design Object Properties PDF with the object

Object	Property Name	F
	Name	I
	Bounding Box Left	1
	Bounding Box Right	3
	Bounding Box Top	2
3-to-8 Line Decoder	Bounding Box Bottom	4
	Text	3
	Text Location X-Coordinate	1
	Text Location Y-Coordinate	2
	Font	A

Object	Property Name	F
N00058 : N00058 (Wire ID = 58 )	Name	N

	halfadd_A : halfadd_A	
10	Descend	
×	Name=halfadd_A	
Y HAI	ID=261	
	Reference=halfadd_A	
	Designator=	
	Part Reference=halfadd_A	
	Value=HALFADD.SCH	
	Primitive=NO	
	Implementation Type=Schematic View	۲ ۵ <sup>-</sup>
	Implementation=HALFADD	ce.
	Implementation Path=	chy (COMPL
	Cross Probe	2, 2009

**Note:** The Capture Design Object Properties PDF is created in the same folder as the Capture Design PDF. The name of the Object Properties PDF uses the following naming convention: prop<DesignName>.pdf.

### XML Import

#### XML to Capture Design

From the 17.2-2016 release, you can import an XML file as a Capture design using the XML To DSN dialog box. The XML To DSN dialog box is accessed from *File – Import – Design XML*.

To convert an XML file to a Capture design (.dsn) file, Capture uses XML schema that is located at the following path:

<installation>\tools\capture\tclscripts\capdb\dsn.xd.

Using the XML To DSN dialog box, you can generate a TCL file that can be used to generate a Capture design. To generate a Capture design from the TCL file generated using the XML To DSN dialog box, source the TCL file in the Capture command window.

💽 XML To DSN		×
XML File	d:\design_testing\new_proj.xml	
DSN File	d:\design_testing\test\new_proj.dsn	
Overwrite Mode	Don't overwrite; generate new design name	
Log File	☑ d:\design_testing\test\new_proj.log	
Generate Tcl	d:\design_testing\test\new_proj.tcl	

#### Capture Library to XML

From the 17.2-2016 release, you can import an XML file as a Capture library using the XML To OLB dialog box. The XML To OLB dialog box is accessed from *File – Import – Library XML*.

To convert Capture library (.olb) file to an XML file, Capture uses an XML schema that is located at the following path:

<installation>\tools\capture\tclscripts\capdb\olb.xd.

Using the XML To OLB dialog box, you can generate a TCL file that to generate a Capture library. To generate a Capture library from the TCL file generated using the XML To DSN dialog box, source the TCL file in the Capture command window.

XML To OLB		×
XML File	d:\test\amplifier.xml	
OLB File	d:\test\amplifier.olb	
Overwrite Mode	Don't overwrite; generate new library name	
Log File	d:\test\amplifier.log	
Generate Tcl	d:\test\amplifier.tcl	
XML Schema	d:\cadence1\spb_17.2\tools\capture\tclscripts\capdb\c	View
	OK Cancel H	Help

### New Models for Capture - PSpice flow

New models have been added in the 17.2-2016 release for the Capture - PSpice flow. The following model files are located at <Installation directory>\tools\capture\library\pspice:

- TNY274-80 model is added in the *swit\_reg* library
- PC457 model is added in the *opto* library
- HCPL-M453 model is added in the opto library
- PS8101 model is added in the opto library
- GTO model is updated in the Breakout library

### **Miscellaneous Enhancements**

#### Support for TCL 8.6

In the 17.2-2016 release, Capture supports TCL 8.6 64-bit.

#### **Enhancement in Intersheet References**

In the 17.2-2016 release, Capture allows you to add negative X offset in the Intersheet References window.

## **OrCAD** Capture CIS

The following section describe the new features in the 17.2-2016 release of OrCAD® Capture CIS.

- Crystal Report Enhancement on page 221
- <u>Miscellaneous Enhancements</u> on page 221

### **Crystal Report Enhancement**

From the 17.2-2016 release, OrCAD Capture CIS requires the ODBC connection method to connect a Crystal report file (.rpt) to a database.

In the 17.2-2016 release, the default database required for Crystal report generation is SQLite. Following is the new ODBC connection string for the SQLite database:

DRIVER=SQLite3 ODBC Driver;Database="SQLite DB file Name";LongNames = 0;Timeout = 1000; NoTXN = 0;SyncPragma=NORMAL;StepAPI=0;NoWCHAR=1;

For more information on generating Crystal reports, see OrCAD CIS User Guide.

### **Miscellaneous Enhancements**

#### Support for TCL 8.6

In the 17.2-2016 release, Capture CIS supports TCL 8.6 64-bit.

## **Cadence PSpice**

The following sections describe the new features in PSpice® 17.2-2016 release.

- PSpice DMI Template Code Generator on page 223
- <u>Miscellaneous Enhancements</u> on page 227
  - □ <u>Support for TCL 8.6</u> on page 227
  - <u>New Delay Functions for Behavioral Simulation Models</u> on page 227
  - <u>New Flag Option for .OPTIONS command</u> on page 228
  - Support for Negative Values in Hyteresis Voltage and Threshold voltage on page 228

### **PSpice DMI Template Code Generator**

Release 17.2-2016 onwards, you can generate PSpice adaptor code using the DMI Template Code Generator dialog box available in PSpice Model Editor.

The PSpice adaptor code enables PSpice simulation using PSpice DMI Dynamic Link Library (DLL) files. After generating the adaptor code, you need to add the actual model code in the adaptor code for Analog, Digital C/C++, and SystemC models, and build the PSpice model DLL file using Microsoft Visual Studio Express 2013.

After the DLL file is built, use the generated Pspice Library (.lib) file to create a Capture part symbol.

The PSpice DMI Template Code Generator feature is provided only with the *OrCAD PSpice Designer Plus* and *Allegro PSpice Simulator* licenses.

**Note:** Microsoft Visual Studio Community 2013 is a prerequisite to generate PSpice DMI DLL files using the DMI Template Code Generator dialog box. Therefore, it is highly recommended that you install Microsoft Visual Studio Community 2013 on your machine.

Pipes thit lengths constant     You can use the U to also open the lengths code to Piper-DM     compact became models using ADMS     Compact became models using ADMS     Receiver and the second	Incoders, Assang, Chystai Inport of Yweidig A In to In Insoft Incode: code.	Detavioral Detavi	■ ([G][V]=[I]
Part Datals Part Name Part Name Part Type Digital CiC++ Ports Ports Ports Ports Port Ports Port Entry CiC+ Pacenetes Cicbal Parameters Interce Parameters	···	Model Plug-in C	Code
Odgut Odgut OLL Pie Name CostonPart dl Log Pie Name OLL Location Cit dindenidenhiert7 OLL Location Cit Hover over shall you ward to hover about	Zhoniç Brawn	User Code C/C++/System	) mC

In the case of Verilog-A, the adaptor code contains the model logic from the Verilog-A file. As a result, the PSpice DMI Model DLL file is build automatically.

#### **Note:** The Verilog A-ADMS part name should match the Verilog-A file name.

Use this dialog-box to auto-generate DMI template code for the following PSpice-DMI models: Analog, Digital, and SystemC. The dialog-box also imports the Verilog-A Compact Device models using ADMS. **Recommended steps:** 

- 1. Test the model code stand-alone by building an exe.
- 2. Create the PSpice-DMI adapter code, and edit it in Visual Studio to insert model code.
- Use the generated PSpice library (lib file) to create a schematic symbol. The generated symbol can be placed in the schematic for PSpice simulation.

Part Name customPart Part Type Digital C/C++ Ports	
Part Type Digital C/C++  Ports	
Ports	
Interface Type Combinatorial 💌	
Port Entry 💿 Ports 💿 CSV File	
Parameters	
Global Parameters	
Device Parameters	
Output	
DLL File Name customPart.dll	
Log File Name customPart.log	
DLL Location D:\DMI_Models\C_C_plus Browse	

The DMI Template Code Generator dialog box provides you various options to generate PSpice DMI models for the following part types:

0K

Cancel

- Analog-based Parts
- Digital C/C++-based Parts
- SystemC-based Parts

Help

Verilog A-based Parts

#### **Analog-based Parts**

Analog Part Type lets you generate the following different PSpice DMI models:

- Generic device
- Voltage-Controlled Voltage Source
- Function-Dependent Voltage Source
- Voltage-Controlled Current Source
- Function-Dependent Current Source
- Generic Two-Node Device
- Generic Three-Node Device

<ol><li>Use the generated PSpice library (.lib file) to create a schematic symbol. The generated symbol can be place in the schematic for PSpice simulation.</li></ol>		
Part Details —		
	Part Name	customPart
	Part Type	Analog 👻
Terminals —		
	Model Type	Voltage-Controlled Voltage Source 👻
	Terminal Entry	
Parameters —		
	Global Parameters	
	Device Parameters	
	Model Parameters	
Output		

#### **Digital C/C++-based Parts**

The Digital C/C++ part type option allows you to generate PSpice DMI models with two interface type, such as Clocked Interface and Combinatorial.

Part Details —		
	Part Name	customPart
	Part Type	Digital C/C++
Ports		
	Interface Type	Combinatorial
	Port Entry	Ports CSV File
Parameters —		
	Global Parameters	
	Device Parameters	
Output		
	DLL File Name	customPart.dll
	Log File Name	sustan Dart Ian

#### SystemC-based Parts

Using the SystemC Part Type option, you can generate PSpice DMI models based on SystemC. The generated SystemC-based PSpice DMI models have Clocked Interface.

Part Details —		
	Part Name	customPart
	Part Type	SystemC 👻
Ports		
	Interface Type	Clocked 👻
	Port Entry	💿 Ports 💿 CSV File
Parameters -		
	Global Parameters	
	Device Parameters	
#### Verilog A-based Parts

Using the DMI Template Code Generator dialog box, you can generate the PSpice DMI models using a verilog-A file. PSpice uses an open source software, ADMS, to convert the verilog-A code to a PSpice DMI DLL file.

	Part Name	customPart
Part Type	VerilogA-ADMS ~	
input		
	Verilog-A File	D:\DMI_Models\verilogADMS\cap Browse
	XML Folder	Y:lltools\pspice\api\adms\xmls Browse
Output		
	DLL File Name	customPart.dll
	Log File Name	customPart.log
	DLL Location	D:\DMI_Models\verilogADMS Browse

# **Miscellaneous Enhancements**

# Support for TCL 8.6

In the 17.2-2016 release, PSpice supports TCL 8.6.

# **New Delay Functions for Behavioral Simulation Models**

The delayt() and delayt1() functions simplify traditionally-used delay functions, such as TLINE and Laplace-based functions, and minimize the convergence issues in traditional functions. They also process faster computation on signals (voltage or current) compared to the traditional functions.

#### DelayT() Function

The general format of the DelayT() function is: delayt(v(x), <delay time>, <maxdelay>)

For the delayt() function, delay value and max delay parameters are required.

#### DelayT1() Function

The general format of the DelayT1() function is: delayt1(v(x), <delay time>)

For the delayt1 function, only the delay value parameter is required.

For more information, see the *Behavioral Simulations Functions* chapter in PSpice Reference Guide.

# New Flag Option for .OPTIONS command

When the following flag option is selected, the topology checks in a Capture Design are skipped:

.options SKIPTOPO = 1

You can either use a .INCLUDE file , or Place Text on Capture schematic page to enable the SKIPTOPO flag option.

# Support for Negative Values in Hyteresis Voltage and Threshold voltage

Hysteresis voltage and threshold voltage now support negative values for behavioral simulation functions.